Modern Computer Architecture

# Lecture 1 Fundamentals of Quantitative Design and Analysis（II） 

Hongbin Sun
国家集成电路人才培养基地
Xi＇an Jiaotong University

### 1.4 Trends in Technology



Logic: transistor density 35\%/year, die size 10-20\%/year, capacity 40-55\%/year DRAM: capacity 25-40\%/year, and maybe stop in the middle of this decade.

## Processor Technology



## Semiconductor Flash

Conventional FG NAND cell has been scaled down over 18 years.


## Magnetic Disk Technology



## Network Technology



## Bandwidth over Latency

- Bandwidth or throughput is the total work done in a given time.
- Latency or response time is the time between the start and the completion of an event.


Bandwidth has outpaced latency and will
Relative latency improvement likely continue to do so.

## Technology Scaling

- The only constant in VLSI is constant change
- Feature size shrinks by 30\% every 2-3 years
- Transistors become cheaper
- Transistors become faster
- Wires do not improve (and may get worse)
- Scale factor $S$
- Typically $S=\sqrt{2}$
- Technology nodes



## Device Scaling Assumption

- What changes between technology nodes?
- Constant Field Scaling
- All dimensions ( $\mathrm{x}, \mathrm{y}, \mathrm{z}=>\mathrm{W}, \mathrm{L}, \mathrm{t}_{\mathrm{ox}}$ )
- Voltage ( $\mathrm{V}_{\mathrm{DD}}$ )
- Doping levels
- Lateral Scaling
- Only gate length L
- Often done as a quick gate shrink ( $\mathrm{S}=1.05$ )


## Device Scaling

## Table 4.15 Influence of scaling on MOS device characteristics

| Parameter | Sensitivity | Constant Field | Lateral |
| :---: | :---: | :---: | :---: |
| Scaling Parameters |  |  |  |
| Length: $L$ |  | 1/S | 1/S |
| Width: W |  | 1/S | 1 |
| Gate oxide thickness: $t_{\text {ox }}$ |  | $1 / S$ | 1 |
| Supply voltage: $V_{D D}$ |  | 1/S | 1 |
| Threshold voltage: $V_{t n}, V_{t p}$ |  | 1/S | 1 |
| Substrate doping: $N_{A}$ |  | $S$ | 1 |
| Device Characteristics |  |  |  |
| $\beta$ | $\frac{W}{L} \frac{1}{t_{\mathrm{ox}}}$ | $S$ | $S$ |
| Current: $I_{d s}$ | $\beta\left(V_{D D}-V_{t}\right)^{2}$ | 1/S | $S$ |
| Resistance: $R$ | $\frac{V_{D D}}{I_{d s}}$ | 1 | 1/S |
| Gate capacitance: $C$ | $\frac{W L}{t_{\mathrm{ox}}}$ | $1 / S$ | 1/S |
| Gate delay: $\tau$ | RC | 1/S | $1 / S^{2}$ |
| Clock frequency: $f$ | $1 / \tau$ | $S$ | $S^{2}$ |
| Dynamic power dissipation (per gate): $P$ | $C V^{2} f$ | $1 / S^{2}$ | $S$ |
| Chip area: $A$ |  | $1 / S^{2}$ | 1 |
| Power density | P/A | 1 | $S$ |
| Current density | $I_{d s} / A$ | $S$ | $S$ |

- Gate capacitance per micron is nearly independent of process
- But ON resistance * micron improves with process
- Gates get faster with scaling (good)
- Dynamic power goes down with scaling (good)
- Current density goes up with scaling (bad)
- Velocity saturation makes lateral scaling unsustainable


## Results of Device Scaling

- The fact that transistor count improves quadratically with a linear improvement in transistor performance is both the challenge and the opportunity.
- 4-bit, 8-bit, 16-bit, 32-bit, to 64-bit microprocessor.
- Multiple processors per chip
- Wider SIMD units
- Speculative execution
- Caches


## Wire Scaling Assumption

- Wire thickness
- Hold constant vs. reduce in thickness
- Wire length
- Local / scaled interconnect
- Global interconnect
- Die size scaled by $D_{c} \approx 1.1$


## Wire Scaling

| Parameter | Sensitivity | Reduced Thickness | Constant <br> Thickness |
| :---: | :---: | :---: | :---: |
| Scaling Parameters |  |  |  |
| Width: w |  | $1 / S$ |  |
| Spacing: s |  | 1/S |  |
| Thickness: $t$ |  | 1/S | 1 |
| Interlayer oxide height: $b$ |  | 1/S |  |
| Local/Scaled Interconnect Characteristics |  |  |  |
| Length: l |  | 1/S |  |
| Unrepeated wire RC delay | $p^{2} t_{\text {wu }}$ | 1 | between $1 / S, 1$ |
| Repeated wire delay | $l t_{w r}$ | $\sqrt{1 / S}$ | $\begin{aligned} & \text { between } \\ & 1 / S, \sqrt{1 / S} \end{aligned}$ |
| Global Interconnect Charact |  |  |  |
| Length: l |  | $D_{c}$ |  |
| Unrepeated wire RC delay | $p^{2} t_{\text {wu }}$ | $S^{2} D_{c}^{2}$ | between $S D_{c}^{2}, S^{2} D_{c}^{2}$ |
| Repeated wire delay | $l t_{w r}$ | $D \cdot \sqrt{S}$ | $\begin{aligned} & \text { between } D_{c}, \\ & D_{c} \sqrt{S} \end{aligned}$ |

## Observations

- Capacitance per micron is remaining constant
- About $0.2 \mathrm{fF} / \mu \mathrm{m}$
- Roughly 1/10 of gate capacitance
- Local wires are getting faster
- Not quite tracking transistor improvement
- But not a major problem
- Global wires are getting slower
- No longer possible to cross chip in one cycle
- Wire delay has become a major design limitation for large integrated circuits and is often more critical than transistor switching delay.


## ITRS

- Semiconductor Industry Association forecast - Intl. Technology Roadmap for Semiconductors

| Year | 2009 | 2012 | 2015 | 2018 | 2021 |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Feature size $(\mathrm{nm})$ | 34 | 24 | 17 | 12 | 8.4 |
| $L_{\text {gate }}(\mathrm{nm})$ | 20 | 14 | 10 | 7 | 5 |
| $V_{D D}(\mathrm{~V})$ | 1.0 | 0.9 | 0.8 | 0.7 | 0.65 |
| Billions of transistors/die | 1.5 | 3.1 | 6.2 | 12.4 | 24.7 |
| Wiring levels | 12 | 12 | 13 | 14 | 15 |
| Maximum power $(\mathrm{W})$ | 198 | 198 | 198 | 198 | 198 |
| DRAM capacity $(\mathrm{Gb})$ | 2 | 4 | 8 | 16 | 32 |
| Flash capacity $(\mathrm{Gb})$ | 16 | 32 | 64 | 128 | 256 |

### 1.5 Trends in Power and Energy

- Three primary concerns about power and energy:
- What is the maximum power a processor ever requires?
- What is the sustained power consumption?
- Thermal design power (TPD)
- Energy and energy efficiency
- Dynamic power:

Power $_{\text {dynamic }}=0.5 \times$ CapacitiveLoad $\times$ Voltage $^{2} \times$ FrequencySwitched

- For mobile devices, energy is the better metric

Energydynamic $=$ CapacitiveLoad $\times$ Voltage $^{2}$

- For a fixed task, slowing clock rate (frequency switched) reduces power, but not energy


## Dynamic Power and Energy

- Capacitive load a function of number of transistors connected to output and technology, which determines capacitance of wires and transistors
- Dropping voltage helps both, so went from 5V to 1 V
- To save energy \& dynamic power, most CPUs now turn off clock of inactive modules (e.g. Fl. Pt. Unit)
- Example: Suppose $15 \%$ reduction in voltage results in a $15 \%$ reduction in frequency. What is impact on dynamic power?

$$
\begin{aligned}
\text { Power }_{\text {dynamic }} & =1 / 2 \times{\text { CapacitiveLoad } \times \text { Voltage }^{2} \times \text { FrequencySwitched }}=1 / 2 \times .85 \times \text { CapacitiveLoad }_{\times}(.85 \times \text { Voltage })^{2} \times \text { FrequencySwitched } \\
& =(.85)^{3} \times \text { OldPower }_{\text {dynamic }} \\
& \approx 0.6 \times \text { OldPower }_{\text {dynamic }}
\end{aligned}
$$

## Static Power and Energy

- Because leakage current flows even when a transistor is off, now static power becomes important too.

$$
\text { Power }_{\text {static }}=\text { Current }_{\text {static }} \times \text { Voltage }
$$

- Leakage current increases in processors with smaller transistor sizes
- Increasing the number of transistors increases power even if they are turned off
- In 2006, goal for leakage is $25 \%$ of total power consumption; high performance designs at 40\%
- Very low power systems even gate voltage to inactive modules to control loss due to leakage


## Power dissipation



Lead Microprocessors power continues to increase

## Power will be a major problem



Power delivery and dissipation will be prohibitive

## Power density



Power density too high to keep junctions at low temp

## Low Power Tech. in Modern Processor

- Do nothing well: turn off the clock of inactive modules to save energy and dynamic power.
- Dynamic Voltage-Frequency Scaling (DVFS)
- Design for typical case: offer low power modes to save energy.
- Overclocking: Intel started offering Turbo mode in 2008.


### 1.6 Trends in Cost

- Time: The price drops with time, learning curve increases
- Volume: The price drops with volume increase
- Commodities: Many manufacturers produce the same product, Competition brings prices down


In the past 25 years, much of the personal computer industry has become a commodity business.

## Die and Wafer



Photograph of an Intel Core i7 microprocessor die. The dimensions are 18.9 mm by $13.6 \mathrm{~mm}(257 \mathrm{~mm} 2)$ in a 45 nm process. (Courtesy Intel.)


This 300 mm wafer contains 280 full sandy bridge dies, each 20.7 by 10.5 mm in a 32 nm processor.

## Cost of Integrated Circuit

IC cost $=\frac{\text { Die cost }+ \text { Testing cost }+ \text { Packaging cost }}{\text { Final test yield }}$
Die cost $=\frac{\text { Wafer cost }}{\text { Dies per Wafer * Die yield }}$
Dies per wafer $=\frac{\pi^{*}(\text { Wafer_diam } / 2)^{2}}{\text { Die Area }}-\frac{\pi^{*} \text { Wafer_diam }}{\sqrt{2^{*} \text { Die Area }}}-$ Test dies


Die Yield $=$ Wafer yield * $\left\{1+\frac{\text { Defects_per_unit_area * Die_Area }}{\alpha}\right\}^{-\alpha}$
Die Cost goes roughly with die area ${ }^{4}$

## Cost of Integrated Circuit

- Example: Find the number of dies per 300 mm wafer for a die that is 1.5 cm on a side and for a die that is 1.0 on a side.
- Example: Find the die yield for dies that are 1.5 cm on a side and 1.0 cm on a side, assuming a defect density of 0.031 per $\mathrm{cm}^{2}$ and N is 13.5 .


## Cost of Manufacturing vs. Cost of Operation



- Google's data center electricity use is about $0.01 \%$ of total worldwide electricity use and less than 1 percent of global data center electricity use in 2010
- Green Power


### 1.7 Dependability

- How decide when a system is operating properly?
- Infrastructure providers now offer Service Level Agreements (SLA) to guarantee that their networking or power service would be dependable
- Systems alternate between $\mathbf{2}$ states of service with respect to an SLA:

1. Service accomplishment, where the service is delivered as specified in SLA
2. Service interruption, where the delivered service is different from the SLA

- Failure = transition from state 1 to state 2
- Restoration = transition from state 2 to state 1


## Dependability

- Module reliability = measure of continuous service accomplishment (or time to failure). $\mathbf{2}$ metrics

1. Mean Time To Failure (MTTF) measures Reliability
2. Failures In Time (FIT) $=1 / \mathrm{MTTF}$, the rate of failures

- Traditionally reported as failures per billion hours of operation
- Mean Time To Repair (MTTR) measures Service Interruption
- Mean Time Between Failures (MTBF) = MTTF+MTTR
- Module availability measures service as alternate between the $\mathbf{2}$ states of accomplishment and interruption (number between 0 and 1, e.g. 0.9)
- Module availability = MTTF / ( MTTF + MTTR)
1.8 Measuring, Reporting, and Summarizing Performance

| Plane | DC to Paris | Speed | Passengers | Throughput <br> $(\mathrm{pmph})$ |
| :---: | :---: | :---: | :---: | :---: |
| Boeing 747 | 6.5 hours | 610 mph | 470 | 286,700 |
| BAD/Sud <br> Concodre | 3 hours | 1350 mph | 132 | 178,200 |

- Time to run the task (ExTime)
- Execution time, response time, latency
- Tasks per day, hour, week, sec, ns ... (Performance)
- Throughput, bandwidth


## Performance Comparison

- " X is n times faster than Y " means

ExTime( Y ) Performance $(\mathrm{X})$
------------- =
ExTime(X) Performance(Y)

- Speed of Concorde vs. Boeing 747
- Throughput of Boeing 747 vs. Concorde


## Benchmarks

- Real applications and application suites
- E.g., SPEC CPU2000, SPEC2006, TPC-C, TPC-H
- Kernels
- "Representative" parts of real applications
- Easier and quicker to set up and run
- Often not really representative of the entire app
- Toy programs, synthetic benchmarks, etc.
- Not very useful for reporting
- Sometimes used to test/stress specific functions/features


## SPEC CPU (Integer)

| SPEC2006 benchmark description | Benchmark name by SPEC generation |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | SPEC2006 | SPEC2000 | SPEC95 | SPEC92 | SPEC89 |
| GNU C compiler |  |  |  |  | gcc |
| Interpreted string processing |  |  | perl |  | espresso |
| Combinatorial optimization |  | mcf |  |  |  |
| Block-sorting compression |  | bzip2 |  | compress | eqntott |
| Go game (Al) | go | vortex | go | Sc |  |
| Video compression | h264avc | gzip | ijpeg |  |  |
| Games/path finding | astar | eon | m88ksim |  |  |
| Search gene sequence | hmmer | twolf |  |  |  |
| Quantum computer simulation | libquantum | vortex |  |  |  |
| Discrete event simulation library | omnetpp | vpr |  |  |  |
| Chess game (Al) | sjeng | crafty |  |  |  |
| XML parsing | xalancbmk | parser |  |  |  |

## "Representative" applications keeps growing with time!

## SPEC CPU (Floating Point)

| CFD/blast wavesNumerical relativity | bwaves cactusADM | wupwiseapplygalgelmesaartequakefacerecammplucasfma3dsixtrack |  |  | fpppp |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | tomcatv |
| Finite element code | calculix |  |  |  | doduc |
| Differential equation solver framework | dealll |  |  |  | nasa7 |
| Quantum chemistry | gamess |  |  |  | spice |
| EM solver (freq/time domain) | GemsFDTD |  |  | swim | matrix 300 |
| Scalable molecular dynamics (-NAMD) | gromacs |  | apsi | hydro2d |  |
| Lattice Boltzman method (fluid/air flow) | lbm |  | mgrid | su2cor |  |
| Large eddie simulation/turbulent CFD | LESlie3d |  | applu | wave5 |  |
| Lattice quantum chromodynamics | milc |  | turb3d |  |  |
| Molecular dynamics | namd |  |  |  |  |
| Image ray tracing | povray |  |  |  |  |
| Spare linear algebra | soplex |  |  |  |  |
| Speech recognition | sphinx3 |  |  |  |  |
| Quantum chemistry/object oriented | tonto |  |  |  |  |
| Weather research and forecasting | wrf |  |  |  |  |
| Magneto hydrodynamics (astrophysics) | zeusmp |  |  |  |  |
|  |  |  |  |  |  |

## Price-Performance



## TPC Benchmarks

- Measure transaction-processing throughput
- Benchmarks for different scenarios
- TPC-C: warehouses and sales transactions
- TPC-H: ad-hoc decision support
- TPC-W: web-based business transactions
- Difficult to set up and run on a simulator
- Requires full OS support, a working DBMS
- Long simulations to get stable results


## Throughput-Server Perf/Cost



### 1.9 Quantitative Principles of Computer Design

- Take Advantage of Parallelism
- Data level parallelism
- Request level parallelism
- Instruction level parallelism
- Principle of Locality, program property
- Temporal locality
- Spatial locality
- Focus on the Common Case


## Amdahl's Law (I)

- Amdahl's law defines the speedup that can be gained by using a particular feature.

$$
\text { Speedup }=\frac{\text { Execution Time without Enhancement }}{\text { Execution Time with Enhancement }}=\frac{\text { Execution Time }_{\text {old }}}{\text { Execution Time }_{\text {new }}}
$$

## What if enhancement does not enhance everything?

Speedup $=\frac{\text { Execution Time without using Enhancement at all }}{\text { Execution Time using Enhancement when Possible }}$
Execution Time ${ }_{\text {new }}={\text { Execution } \operatorname{Time}_{\text {old }} \times\left(\left(1-\text { Fraction }_{\text {Enhanced }}\right)+\frac{\text { Fraction }_{\text {Enhanced }}}{\text { Speedup }_{\text {Enhanced }}}\right)}_{\text {St }}$

Caution: fraction
of What?

## Amdahl's Law (II)

## - Make the Common Case Fast

$$
\text { Overall Speedup }=\frac{1}{\left(\left(1-\text { Fraction }_{\text {Enhanced }}\right)+\frac{\text { Fraction }_{\text {Enhanced }}}{\text { Speedup }_{\text {Enhanced }}}\right)}
$$

Speedup $_{\text {Enhanced }}=20 \quad$ Fraction $_{\text {Enhanced }}=0.1 \quad$ VS $\quad$ Speedup $_{\text {Enhanced }}=1.2 \quad$ Fraction $_{\text {Enhanced }}=0.9$

$$
\text { Speedup }=\frac{1}{\left((1-0.1)+\frac{0.1}{20}\right)}=1.105
$$

$$
\text { Speedup }=\frac{1}{\left((1-0.9)+\frac{0.9}{1.2}\right)}=1.176
$$

Important: Principle of locality
Approx. $90 \%$ of the time spent in $10 \%$ of the code

## Amdahl's Law (III)

## - Diminishing Returns

Generation 1

| Total Execution Time |  | Speedup $_{\text {ciee }}=2$ |
| :---: | :---: | :---: |
| Green Phase | Blue Phase | Fraction $=\frac{1}{2}$ |

Generation 2 Speedup $_{\text {oveall }}=1.33$ over Generation 1

Generation 3 Speedup $_{\text {overall }}=1.2$ over Generation 2
| Total Execution Time
Blue

## Car Analogy

- From GT to Mall of Georgia (35mi)
- you've got a "Turbo" for your car, but can only use on highway
- Spaghetti Junction to Mall of GA (23mi)
- avg. speed of 60 mph
- avg. speed of 120 mph with Turbo
- GT to Spaghetti junction (12 mi)
- stuck in bad rush hour traffic
- avg. speed of 5 mph

Turbo gives $100 \%$ speedup across $66 \%$ of the distance...
... but only results in $<10 \%$ reduction on total trip time (which is a <11\% speedup)

## Now Consider Price-Performance

- Without Turbo
- Car costs $\$ 8,000$ to manufacture
- Selling price is $\$ 12,000 \rightarrow \$ 4 \mathrm{~K}$ profit per car
- If we sell 10,000 cars, that's $\$ 40 \mathrm{M}$ in profit
- With Turbo
- Car costs extra $\$ 3,000$
- Selling price is $\$ 16,000 \rightarrow \$ 5 \mathrm{~K}$ profit per car
- But only a few gear heads buy the car:
- We only sell 400 cars and make $\$ 2 \mathrm{M}$ in profit


## CPU Design is Similar

- What does it cost me to add some performance enhancement?
- How much effective performance do I get out of it?
- $100 \%$ speedup for small fraction of time wasn't a big win for the car example
- How much more do I have to charge for it?
- Extra development, testing, marketing costs
- How much more can I charge for it?
- Does the market even care?
- How does the price change affect volume?


## The Processor Performance Equation

CPU time $=$ CPU Clock Cycles $\times$ Clock cycle time

CPU time $=$ Instruction Count $\times$ Cycles Per Instruction $\times$ Clock cycle time
CPU time $=\frac{\text { Seconds }}{\text { Program }}=\frac{\text { Instructions }}{\text { Program }} \times \frac{\text { Clock Cycles }}{\text { Instruction }} \times \frac{\text { Seconds }}{\text { Clock Cycle }}$
CPI: clock cycles per instruction

$$
\mathrm{CPI}=\frac{\mathrm{CPU} \text { clock cycles for a program }}{\text { Instruction count }}
$$

IPC: instructions per clock, the inverse of CPI

## Aspects of CPU Performance

CPU time $=\frac{\text { Seconds }}{\text { Program }}=\frac{\text { Instructions }}{\text { Program }} \times \frac{\text { Cycles }}{\text { Instruction }} \frac{\text { Seconds }}{\text { Cycle }}$

|  | Inst Count | CPI | Clock Rate |
| :--- | :---: | :---: | :---: |
| Program | X |  |  |
| Compiler | X |  |  |
| Inst. Set. | X | X |  |
| Organization |  | X | X |
| Technology |  |  | X |

## Car Analogy

- Need to drive from Klaus to CRC
- "Clock Speed" = 3500 RPM
- "CPI" = 5250 rotations/km or $0.19 \mathrm{~m} /$ rot
- "Insts" = 800m

$$
\text { CPU time }=\frac{\text { Seconds }}{\text { Program }}=\frac{\text { Instructions }}{\text { Program }} \times \frac{\text { Clock Cycles }}{\text { Instruction }} \times \frac{\text { Seconds }}{\text { Clock Cycle }}
$$



$$
\times \frac{1 \text { rotation }}{0.19 \mathrm{~m}} \times \frac{1 \text { minute }}{3500 \text { rotations }}
$$

$$
\text { = } 1.2 \text { minutes }
$$

## CPU Version

- Program takes 33 billion instructions to run
- CPU processes insts at 2 cycles per inst
- Clock speed of 3GHz

$$
\text { CPU time }=\frac{\text { Seconds }}{\text { Program }}=\frac{\text { Instructions }}{\text { Program }} \times \frac{\text { Clock Cycles }}{\text { Instruction }} \times \frac{\text { Seconds }}{\text { Clock Cycle }}
$$

Sometimes clock cycle time given instead (ex. cycle $=333 \mathrm{ps}$ )

IPC sometimes used instead of CPI
$=22$ seconds

## The Processor Performance Equation (2)

CPU time $=$ CPU Clock Cycles $\times$ Clock cycle time

For each kind of instruction


CPU time $=\left(\sum_{\mathrm{i}=1}^{\mathrm{n}} \mathrm{IC}_{\mathrm{i}} \times \mathrm{CPI}_{\mathrm{i}}\right) \times$ Clock cycle time

How many instructions of this kind are there in the program

## CPU performance w/ different instructions

| Instruction <br> Type | Frequency | CPI |
| :---: | :---: | :---: |
| Integer | $40 \%$ | 1.0 |
| Branch | $20 \%$ | 4.0 |
| Load time $=\left(\sum_{i=1}^{n} \mathrm{IC}_{\mathrm{i}} \times \mathrm{CPI}_{\mathrm{i}}\right) \times$ Clock cycle time |  |  |
| Store | $20 \%$ | 2.0 |

Total Insts $=50 \mathrm{~B}$, Clock speed $=2 \mathrm{GHz}$

$$
\mathrm{CPI}=\frac{\sum_{i=1}^{n} \mathrm{IC}_{i} \times \mathrm{CPI}_{i}}{\text { Instruction count }}=\sum_{i=1}^{n} \frac{\mathrm{IC}_{i}}{\text { Instruction count }} \times \mathrm{CPI}_{i}
$$

The overall CPI

## Comparing Performance

- "X is $\mathbf{n}$ times faster than Y "
$\frac{\text { Execution time }_{\mathrm{Y}}}{\text { Execution time }_{\mathrm{X}}}=\mathrm{n}$
- "Throughput of $X$ is $n$ times that of $Y$ "
$\frac{\text { Tasks per unit time }_{\mathrm{X}}}{\text { Tasks per unit time }_{\mathrm{Y}}}=\mathrm{n}$


## If Only it Were That Simple

- "X is $\mathbf{n}$ times faster than Y on A "
$\frac{\text { Execution time of app A on machine } Y}{\text { Execution time of app A on machine } X}=n$
- But what about different applications (or even parts of the same application)
- X is 10 times faster than Y on A , and 1.5 times on $B$, but $Y$ is $\mathbf{2}$ times faster than $X$ on $C$, and 3 times on D , and...


## Summarizing Performance

- Arithmetic mean
- Average execution time
- Gives more weight to longer-running programs
- Weighted arithmetic mean
- More important programs can be emphasized
- But what do we use as weights?
- Different weight will make different machines look better


## Speedup

|  | Machine A | Machine B |
| :---: | :---: | :---: |
| Program 1 | 5 sec | 4 sec |
| Program 2 | 3 sec | 6 sec |

What is the speedup of $A$ compared to $B$ on Program 1?
What is the speedup of $A$ compared to $B$ on Program 2?
What is the average speedup?
What is the speedup of A compared to B on Sum(Program1, Program2) ?

## Normalizing \& the Geometric Mean

- Speedup of arithmeitc means != arithmetic mean of speedup
- Use geometric mean: $\sqrt[n]{\prod_{i=1}^{n} \text { Normalized execution time on } i}$
- Neat property of the geometric mean: Consistent whatever the reference machine
- Do not use the arithmetic mean for normalized execution times


## CPI/IPC

- Often when making comparisons in comparch studies:
- Program (or set of) is the same for two CPUs
- The clock speed is the same for two CPUs
- So we can just directly compare CPI's and often we use IPC's


## Average CPI vs. "Average" IPC

- Average CPI $=\left(\right.$ CPI $_{1}+$ CPI $_{2}+\ldots+$ CPI $\left._{n}\right) / n$


Not Equal to A.M. of CPI!!!

- A.M. of IPC $=\left(\right.$ IPC $_{1}+$ IPC $_{2}+\ldots+$ IPC $\left._{n}\right) / n$
- Must use Harmonic Mean to remain $\propto$ to runtime


## Harmonic Mean

- H.M. $\left(x_{1}, x_{2}, x_{3}, \ldots, x_{n}\right)=$
n

$$
\frac{1}{x_{1}}+\frac{1}{x_{2}}+\frac{1}{x_{3}}+\ldots+\frac{1}{x_{n}}
$$

- What in the world is this?
- Average of inverse relationships


## A.M.(CPI) vs. H.M.(IPC)

- "Average" IPC = 1

$$
\begin{aligned}
& \text { A.M.(CPI) } \\
& =1 \\
& \frac{\mathrm{CPI}_{1}}{\mathrm{n}}+\frac{\mathrm{CPI}_{2}}{\mathrm{n}}+\frac{\mathrm{CPI}_{3}}{\mathrm{n}}+\ldots+\frac{\mathrm{CPI}_{n}}{\mathrm{n}} \\
& =\frac{n}{\mathrm{CPI}_{1}+\mathrm{CPI}_{2}+\mathrm{CPI}_{3}+\ldots+\mathrm{CPI}_{\mathrm{n}}} \\
& =\frac{n}{\frac{1}{I_{P C}}+\frac{1}{I P_{2}}+\frac{1}{I P C C_{3}}+\ldots+\frac{1}{I P C_{n}}}=\text { H.M.(IPC) }
\end{aligned}
$$

