Embedded Intelligent System and Novel Computer Architectuse

Lecture 03(a) – Understanding Modern Processor: ILP and Optimization Code

Pengju Ren
Institute of Artificial Intelligence and Robotics
Xi'an Jiaotong University

http://gr.xjtu.edu.cn/web/pengjuren

Outline

- Instruction level parallel
- Pipeline
 - □ Data hazards
 - ☐ Control hazards
 - TU 2023 **□** Structure hazards
- Out-of-Order Execution
 - **□** Dataflow
- Optimization based on ILP
- Case study
 - **Throughput bound**
 - Latency bound
 - Performance Optimization

Many kinds of processors



Why so many? What differentiates these processors?

Why so many kinds of processors?

Each processor is designed for different kinds of programs

- CPUs
 - "Sequential" code i.e., single / few threads
- GPUs
 - Programs with lots of independent work → "Embarrassingly parallel"
- Many others: Deep neural networks, Digital signal processing, Etc.

Parallelism pervades architecture

- Speeding up programs is all about parallelism
 - Find independent work
 - Execute it in parallel
 - Profit
- Key questions:
 - Where is the parallelism?
 - Whose job is it to find parallelism?

Where is the parallelism?

Different processors take radically different approaches

- CPUs: Instruction-level parallelism (ILP)
 - Implicit
 - Fine-grain
- GPUs: Thread- & data-level parallelism (TLP, DLP)
 - Explicit
 - Coarse-grain


Whose job to find parallelism?

Different processors take radically different approaches

- **CPUs: Hardware** dynamically schedules instructions
 - Expensive, complex hardware → Few cores (tens)
 - (Relatively) Easy to write fast software
- GPUs: Software makes parallelism explicit
 - Simple, cheap hardware → Many cores (thousands)
 - (Often) Hard to write fast software

Pentium 4 "Northwood" (2002)


beudin




- Pentium 4 "Northwood" (2002)
- Highlighted areas actually execute instructions
 - → Most area spent on Caches and Scheduling (not on executing the program)



AMD Fiji (GPU@2015)



- AMD Fiji (GPU@2015)
- Highlighted areas actually execute instructions
 - → Most area spent executing the program
 - (Rest is mostly I/O & memory, not scheduling)




Today you will review (or learn) ...

How CPUs exploit ILP to speed up sequential code

- Key ideas:
 - Pipelining & Superscalar: Work on multiple instructions at once
 - Out-of-order execution: Dynamically schedule instructions whenever they are "ready"
 - Speculation: Guess what the program will do next to discover more independent work, "rolling back" incorrect guesses
- CPUs must do all of this while preserving the <u>illusion</u> that instructions execute in-order, one-at-a-time

In other words... Today is about:



```
terms
                        value = \sum_{j=0}^{coef} coef[j]x^{j}
int poly(int *coef,
         int terms, int x) {
  int power = 1;
 int value = 0;
 for (int j = 0; j < terms; j++) {
   value += coef[j] * power;
    power *→ x;
 return value;
```

```
value = \sum_{j=0}^{terms} coef[j]x^{j}
```

Compiling on ARM

```
int poly(int *coef,
         int terms, int x) {
 int power = 1;
 int value = 0;
 for (int j = 0; j < terms; j++) {
   value += coef[j] * power;
   power *
  return value;
```

```
r0: value
r1: &coef[terms]
r2: x
r3: &coef[0]
r4: power
r5: coef[j]
```

```
poly:
  CMP
  ble
           {r4, r5}
  push
           r3, r0
  mov
  add
           r1, r0, r1, lsl #2
         r4, #1
  movs
           r0, #0
  movs
.L3:
  ldr
           r5, [r3], #4
           r1, r3
  \mathsf{CMD}
           r0, r4, r5, r0
  mla
  mu l
           r4, r2, r4
           .L3
  bne
           \{r4, r5\}
  pop
           ٦r
  bx
.L4:
           r0, #0
  movs
           ٦r
  bx
```

Compilers Manage Memory and Registers

Compilers for languages like C/C++:

- Check that program is legal
- **■**Translate into assembly code
- **■**Optimizes the generated code

Compiler performs "register allocation" to decide when to load/store and when to reuse

```
r0: value
r1: &coef[terms]
r2: x
r3: &coef[j]
r4: power
r5: coef[j]
```

Compiling on ARM

```
int poly(int *coef,
          int terms, int x) {
  int power = 1;
  int value = 0;
  for (int j = 0; j \leftarrow terms; j++) {
    value += coef
    power *= x;
  return value;
```

```
poly:
                             Preamble
           1, #0
  CMP
  ble
  push
          {r4, r5}
  mov
          r3, r0
          r1, r0, r1, lsl #2
  add
         r4, #1
  movs
          r0, #0
  movs
.L3:
  ldr
          r5, [r3], #4
                             teration
          r1, r3
  CMD
          r0, r4, r5, r0
  mla
          r4, r2, r4
  mul
  bne
          .L3
          {r4, r5}
  pop
          1r
  bx
.L4:
          r0, #0
  movs
          ٦r
  bx
```

```
r0: value
r1: &coef[terms]
r2: x
r3: &coef[j]
r4: power
r5: coef[j]
```

Compiling on ARM

```
Iteration
for (int j = 0; j < terms; j++) {
  value += coef[j] * power;
   power *= x;
}
.L3:
 ldr
                           // r5 <- coef[j]; j++
                                                     (<u>two</u> operations)
                          // compare: j < terms?</pre>
 cmp
          r0, r4, r5, r0 // value += r5 * power
 mla
                                                     (mul + add)
         r4, r2, r4
 mu1
                          // power *= x
                           // repeat?
          . L3
 bne
```

Executing poly(A, 3, x)

```
2023
     r1, #0
cmp
    .L4
ble
    {r4, r5}
push
     r3, r0
mov
     r1, r0, r1, lsl
add
      r4, #1
movs
movs
      r5, [r3], #4
ldr
      r1, r3
cmp
mla
      r0, r4, r5, r0
      r4, r2, r4
mul
bne
      .L3
```

UTU 2023

Executing poly(A, 3, x)



```
r1, #0
cmp
      .L4
ble
push
     {r4, r5}
     r3, r0
mov
add
      r1, r0, r1,
movs
movs
ldr
cmp
       r0, r4, r5, r0
mla
      r4, r2, r4
mu l
bne
        . L3
```

- - -

Executing poly(A, 3, x)

```
Preamble
      r1, #0
cmp
ble
     .L4
push {r4, r5}
mov r3, r0
add
      r1, r0, r1,
       r4, #1
movs
       r0, #0
movs
ldr
cmp
mla
       r0, r4, r5, r0
     r4, r2, r4
mu l
        .L3
bne
```

```
r5, [r3], #4
                         iteration
        r1, r3
cmp
mla
        r0, r4, r5, r0
mul r4, r2, r4
bne
        .L3
ldr
        r5, [r3], #4
                         J=2 iteration
        r1, r3
cmp
mla
        r0, r4, r5, r0
        r4, r2, r4
mu l
bne
        .L3
        {r4, r5}
pop
        1r
bx
```

Executing poly(A, 3, x)

```
Preamble
     r1, #0
cmp
ble .L4
push {r4, r5}
mov r3, r0
add r1, r0, r1,
      r4, #1
movs
       r0, #0
movs
ldr
cmp
      r0, r4, r5, r0
mla
     r4, r2, r4
mu l
       .L3
bne
```

```
r5, [r3], #4
                         iteration
cmp
        r1, r3
mla
        r0, r4, r5, r0
mul r4, r2, r4
bne
        .L3
ldr
        r5, [r3], #4
                         J=2 iteration
        r1, r3
cmp
mla
        r0, r4, r5, r0
       r4, r2, r4
mul
bne
        . L3
        \{r4, r5\}
pop
bx
        1r
```

The software-hardware boundary


- The instruction set architecture (ISA) is a functional contract between hardware and software
 - It says what each instruction does, but not how
 - **■** Example: Ordered sequence of x86 instructions
- A processor's microgrehitecture is how the ISA is implemented


Arch : μ Arch :: Interface : Implementation


Simple CPU model

Execute instructions in program order


- Divide instruction execution into stages, e.g.:
 - 1. Fetch get the next instruction from memory
 - 2. Decode figure out what to do & read inputs
 - 3. Execute perform the necessary operations
 - 4. Commit write the results back to registers / memory
 - (Real processors have many more stages)










and read input regs








29
















Simple CPU is very wasteful




Review: Pipelining Pengiu Ren

Idea: Start on the next instr'n immediately




- - -

Idea: Start on the next instr'n immediately




Idea: Start on the next instr'n immediately




- - -

Idea: Start on the next instr'n immediately




Idea: Start on the next instr'n immediately



- - -

Idea: Start on the next instr'n immediately



- - -

Evaluating polynomial on the pipelined CPU



How fast is this processor? Latency? Throughput?

Fetch	ldr	стр	mla	mul	bne	ldr	стр	mla	mul	bne
Decode		ldr	стр	mla	mu1	bne	ldr	стр	mla	mul
Execute	06	ngi	ldr	стр	mla	mul	bne	ldr	стр	mla
Commit				ldr	стр	mla	mul	bne	ldr	стр

Latency = 4 ns / instr

Throughput = 1 instr / ns 4X speedup! • •

Speedup achieved through pipeline parallelism



Processor works on 4 instructions at a time

Fetch	ldr	стр	mla	mul	bne	ldr	cmp	mla	mul	bne
Decode		ldr	cmp	mla	mu1	bne	ldr	стр	mla	mul
Execute	06	ngi	ldr	стр	mla	mul	bne	ldr	стр	mla
Commit				ldr	стр	mla	mul	bne	ldr	стр

• • •

Limitations of pipelining

Parallelism requires <u>independent</u> work

Q: Are instructions independent?

A: No! Many possible hazards limit parallelism...

□ Data hazards

□Structure hazards

□Control hazard

Data hazards


```
ldr rx, [rm], #4 // rx ← Memory[rm]; rm ← rm + 4
cmp ry, rn // compare ry and rn
```

Q: When can the CPU pipeline the cmp behind 1dr?


Fetch	ldr	стр		26	V.	
Decode		ldr	Cmb			
Execute			ldr	стр		
Commit				ldr	стр	

- A: When they use different registers
 - Specifically, when cmp does not read any data written by ldr
 - E.g.,
 - rx != ry
 - rx!=rn
 - rm!=rn
 - rm!=ry


■ Cannot pipeline cmp (1dr writes r3)




■ Cannot pipeline cmp (1dr writes r3)




■ Cannot pipeline cmp (1dr writes r3)



■ Cannot pipeline cmp (1dr writes r3)




■ Cannot pipeline cmp (1dr writes r3)



- - -

has committed


Stalling degrades performance



- But stalling is sometimes unavoidable
 - E.g., long-latency instructions (divide, cache miss)

Dealing with data hazards: Forwarding data

Wait a second... data is available after Execute!




Forwarding eliminates many (not all) pipeline stalls

Speedup achieved through pipeline parallelism

		TIME instructions at a time ©								
Fetch	ldr	стр	mla	mul	bne	ldr	стр	mla	mul	bne
Decode		ldr	стр	mla	mul	bne	ldr	cmp	mla	mul
Execute	06	ngi	ldr	стр	mla	mul	bne	ldr	стр	mla
Commit				ldr	стр	mla	mul	bne	ldr	стр

Pipelining is not free!


- Q: How well does forwarding scale?
- A: Not well... many forwarding paths in deep & complex pipelines




Control hazards + Speculation

- Programs must appear to execute in program order
 - → All instructions depend on earlier ones
- Most instructions implicitly continue at the next...
- But branches redirect execution to new location


What if we always fetch the next instruction?



What if we always fetch the next instruction?



What if we always fetch the next instruction?




(Loop not finished)

(Next loop iteration) What if we always fetch the next instruction? ldr r5, [r3], #4 r1, r3 cmp **CPU** mla r0, r4, r5, r0 r4, r2, r4 mu l etch Execute Decode Commit bne {r4, r5} pop 1dr bne bx Static instruction sequence (i.e., program layout in memory) Whoops! We fetched the wrong instructions!

(Loop not finished)

Pipeline flushes destroy performance



Penalty <u>increases</u> with deeper pipelines

Dealing with control hazards: Speculation!

- Processors do not wait for branches to execute
- Instead, they speculate (i.e., guess) where to go next + start fetching
- Modern processors use very sophisticated mechanisms
 - E.g., speculate in Fetch stage—before processor even knows instrs is a branch! (*Branch Instrs can be detected by PC*)
 - >95% prediction accuracy
 - Still, branch mis-speculation is major problem (The wider and deeper the pipeline, the more serious the problem)

Pipelining Summary

- Pipelining is a simple, effective way to improve throughput
 - N-stage pipeline gives up to $N \times$ speedup
- Pipelining has limits
 - Hard to keep pipeline busy because of <u>hazards</u>
 - Forwarding is expensive in deep pipelines(critical path)
 - Pipeline flushes are expensive in deep pipelines
- \rightarrow Pipelining is ubiquitous, but tops out at $N \approx 15$

Software Takeaways

- Processors with a simple "in-order" pipeline are very sensitive to running "good code"
 - Compiler should target a specific model of CPU
 - Low-level assembly hacking
- ...But very few CPUs are in-order these days
 - E.g., embedded, ultra-low-power applications
- Instead, ≈all modern CPUs are "out-of-order"
 - Even in classic "low-power domains" (like mobile)

Out-of-Order/Execution Pengiu Ren Pengiu

Instruction Classes (as convention)

- Arithmetic and logical operations
 - compute a result as a function of the operands
 - update PC to the next sequential instruction
- Data "movement" operations (no compute)
 - fetch operands from specified locations
 - store operand values to specified locations
 - update PC to the next sequential instruction
- Control flow operations (affects only PC)
 - compute a branch condition and a target a
 - if "branch condition is true" then PC <- target a else PC <- next seq. instruction</p>

Atomic Sequential In-order

Superpipelined and SuperScalar Execution

Code1: ILP=1 i.e., must execute serially

Code2: ILP=3 i.e., can execute at the same time


Code3:
$$r1 \leftarrow r2 + 1$$

 $r3 \leftarrow r1 * 2$
 $r4 \leftarrow r0 - r3$
 $r11 \leftarrow r12 + 1$
 $r13 \leftarrow r19 * 2$
 $r14 \leftarrow r0 - r20$

Accessing ILP=2 requires:

(1) larger scheduling window and (2) out-of-order execution

Superpipelined and SuperScalar Execution




Achieving full performance requires finding N "independent" instructions on every cycle

Increasing parallelism via dataflow


- Parallelism limited by many false dependencies, particularly sequential program order
- <u>Dataflow</u> tracks how instructions actually depend on each other
 - True dependence: read-after-write
 - False dependence: write-after-write, write-after-read


Dataflow increases parallelism by eliminating unnecessary dependences

Example: Dataflow in polynomial evaluation



Example: Dataflow in potential evaluation






Loop iteration


Example: Dataflow polynomial execution


- Execution only, with perfect scheduling & unlimited execution units
 - 1dr, mul execute in 2 cycles
 - cmp, bne execute in 1 cycle
 - mla executes in 3 cycles


• Q: Does dataflow speedup execution? By how much?


• Q: What is the performance bottleneck?

















Example: Dataflow polynomial execution

- Q: Does dataflow speedup execution? By how much?
 - Yes! 3 cycles / loop iteration
 - Instructions per cycle (IPC) = 5/3 ≈ 1.67 (vs. 1 for perfect pipelining)

- Q: What is the performance bottleneck?
 - mla: Each mla depends on previous mla & takes 3 cycles
 - → This program is latency-bound

Latency Bound

- What is the "critical path" of the computation?
 - Longest path across iterations in dataflow graph
 - E.g., mla in last slide (but could be multiple ops)


- Critical path limits maximum performance
- Real CPUs may not achieve latency bound, but useful mental model + tool for program analysis

Out-of-order (OoO) execution uses dataflow to increase parallelism


Idea: Execute programs in dataflow order, but give the illusion of sequential execution

- This is a "restricted dataflow" model
 - Restricted to instructions near those currently committing
 - (Pure dataflow processors also exist that expose dataflow to software)

High-level OoO microarchitecture




OoO is hidden behind in-order frontend & commit




• Instructions only enter instruction queue(IQ) and leave reorder buffer(ROB) in program order; all bets are off in between!

OoO is hidden behind in-order frontend & commit



• Instructions only enter instruction queue(IQ) and leave reorder buffer(ROB) in program order; all bets are off in between!

OoO is hidden behind in-order frontend & commit



• Instructions only enter instruction queue(IQ) and leave reorder buffer(ROB) in program order; all bets are off in between!


• Q: Does OoO speedup execution? By how much?

• Q: What is the performance bottleneck?


Assume perfect forwarding & branch prediction

Example: OoO polynomial evaluation ldr, mul execute in 2 cycles

pipeline diagram




pipeline diagram




1dr, mu1 execute in 2 cycles cmp, bne execute in 1 cycle m1a executes in 3 cycles

pipeline diagram



1dr, mu1 execute in 2 cycles cmp, bne execute in 1 cycle m1a executes in 3 cycles


pipeline diagram



ldr, mul execute in 2 cycles cmp, bne execute in 1 cycle mla executes in 3 cycles

Example: OoO polynomial evaluation ldr, mul execute in 2 cycles

pipeline diagram



pipeline diagram

TIME

1dr, mu1 execute in 2 cycles cmp, bne execute in 1 cycle m1a executes in 3 cycles

Fetch & Decode	ldr	стр	mla	mul	bne	ldr	стр	mla	mul	bne	1dr	стр	mla	mul	bne	ldr
Execute		ldr		стр	mla			mu1		bne	ldr		стр	mla		
Commit				ldr	стр	26	iU,	mla		mul	bne		ldr	стр		
		P	er													


Example: OoO polynomial evaluation pipeline diagram 1dr, mul execute in 2 cycles

cmp, bne execute in 1 cycle TIME mla executes in 3 cycles Fetch & 1dr mla ldr mla mu1 bne ldr mu1 ldr cmp mu1 bne cmp cmp bne Decode mla mu1 ldr Execute ldr mla cmp bne cmp 1dr mla Commit cmp mu1 bne ldr cmp

- This isn't OoO... or even faster than a simple pipeline!
- Q: What went wrong?
- A: We're throughput-limited: can only exec 1 instrn


High-level Superscalar OoO microarchitecture


• Must increase pipeline width to increase ILP > 1 (2-way 3-issue)





Focus on Execution, not Fetch & Commit


- Goal of OoO design is to only be limited by dataflow execution
- Fetch and commit are over-provisioned so that they (usually) do not limit performance
 - → Programmers can (usually) ignore fetch/commit
- NOTEs: Programs with inherently unpredictable control flow will often be limited by fetch stalls (branch misprediction)
 - E.g., branching based on random data


























Structural hazards: Other throughput limitations

- However, execution units are specialized
 - Floating-point (add/multiply)
 - Integer (add/multiply/compare)
 - Memory (load/store)
- Processor designers must choose which execution units to include and how many
- Structural hazard: Data is ready, but instr'n cannot issue because no hardware is available

Example: Structural hazards can severely limit performance

Fetch & Decode	1dr	mla	bne	стр	mu1	ldr	mla	bne	стр	mu1	1dr	mla	bne	стр	mu1	1dr
	стр	mul	ldr	mla	bne	стр	mul	1dr	m1a	bne	стр	mul	1dr	mla	bne	стр
Mem Execute	ldr		1dr		ldr		ldr			ldr		ldr				
Int Execute				стр	bne	стр	bne		стр	bne	стр	bne		стр	bne	стр
Mult Execute		6 81		mla		mι	mul		mla		mul		mla		mul	
Commit				ldr	стр	mla		mul	1dr		mla		mul	ldr		mla
								bne	EMD		_		bne	стр		

Throughput Bound

- Ingredients:
 - Number of operations to perform (of each type)
 - Number & issue rate of "execution ports"/"functional units" (of each type)
- Throughput bound = ops / issue rate
 - E.g., (1 mla + 1 mul) / (2 + 3 cycles)
- Again, a real CPU might not exactly meet this bound

Software Takeaway

- OoO is much less sensitive to "good code"
 - Better performance portability
 - Of course, compiler still matters


- OoO makes performance analysis much simpler
 - Throughput bound: Availability of execution ports
 - Latency bound: "Critical path" latency
 - Slowest gives good approximation of program perf

Out-of-Order Execution: Under the Hood

Register Renaming

- "False dependences" can severely limit parallelism
 - Write-after-read (WAR)
 - Write-after-write(WAW)
 - Read-after-read (RAR)
- OoO processors eliminate false dependences by transparently renaming registers
 - CPU has many more "physical" than "architectural" registers
 - Each time register is written, it is allocated to a new physical register
 - Physical registers freed when instructions commit

Register Renaming



- Maintain mapping from ISA reg. names to physical registers
- When decoding an instruction that updates 'rx':
 - allocate unused physical register 'py' to hold inst result
 - set new mapping from 'rx' to 'py'
 - younger instructions using 'rx' as input finds 'py'
- De-allocate a physical register for reuse
- Need a place to hold *free physical registers* (Free list)

Memory Disambiguation

- CPU must respect store → load ordering
 - E.g., a later instruction reads a value from memory written by an earlier instruction, but the address might be implicit.

- But what if the OoO CPU executes the load first?
 - Must "rollback" + execute the load again (next slide)


 Corollary: OoO CPU must track the order of all loads & stores, and only write memory when a store commits

Store Buffer

allow younger LD to execute (out-of-order), must ensure ST target block not evicted

Memory dependence and forwarding

younger LD must check against pending ST addresses in store buffer (CAM) for RAW dependence





Rollback & Recovery

- OoO CPUs speculate constantly to improve performance
 - E.g., even guessing the results of a computation ("value prediction")
- Need mechanisms to "rollback" to an earlier point in execution when speculation goes wrong
 - Complex: Need to recover old register names, flush pending memory operations, etc (Using Checkpoint, support fewer branch instructions on-the-fly, the # of Checkpoint is limited)
- Very expensive: Up to hundreds of instrns of work lost! (width*depth + size_of_ROB)

SuperScalar Speculative OOO All Together

For an example:





Outline

- Instruction level parallel TU 2023
- Pipeline
 - ☐ Data hazards
 - ☐ Control hazards
 - ☐ Structure hazards
- Out-of-Order Execution
 - □ Dataflow
- Optimization based on ILP
- Case study
 - ☐ Throughput bound
 - □ Latency bound
 - **□** Performance Optimization

Optimization Code

Why optimize code is this programmers' problem?

- In theory, compilers and hardware "understand" all this and can optimize your program; in practice they don't.
- Understanding the capabilities and limitations of optimizing compliers
- They won't know about a different algorithm that might be a much better "match" to the processor

Example: Limitation of Optimizing Compiler(1)

Compilers must be careful to apply only SAFE optimization to a program. Instead, the compiler assumes the worst case and programmers must put more effort into writing programs to assist compiler to generate efficient code.

The compiler knows nothing about how twiddle1 will be called, it must assume that arguments xp and yp can be equal (memory aliasing).

Example: Limitation of Optimizing Compiler(2)

Compilers must be careful to apply only SAFE optimization to a program. Instead, the compiler assumes the worst case and programmers must put more effort into writing programs to assist compiler to generate efficient code.

```
long f();
long func1()
{
    return f() + f() + f() + f();
}
long counter = 0;
long f()
    return counter++;
}
return counter++;
}
return 4*f();
}
```

f() modifies some part of the global program state (counter). Changing the number of times it gets called changes the program behavior.

Example Program

Compute sin(x) using Taylor Expansion: $sin(x) = x - \frac{x^3}{3!} + \frac{x^5}{5!} - \frac{x^7}{7!} + \cdots$

For each element of an array of N floating-point numbers


```
void sinx(int N, int terms, float * x,
         float *result) {
    for (int i=0; i<N; i++) {
        float value = x[i];
        float numer = x[i]*x[i]*x[i];
        int denom = 6; // 3!
        int sign = -1;
        for (int j=1; j<=terms; j++) {
            value += sign * numer / denom;
            numer *= x[i] * x[i];
            denom *= (2*j+2) * (2*j+3);
            sign *=-1:
        result[i] = value;
```

X[1] X[2] X[3]	X[n-1] X[n]
----------------	-------------

Taylor expansion of sin(x)

$$sin(x) = x - \frac{x^3}{3!} + \frac{x^5}{5!} - \frac{x^7}{7!} + \cdots$$

```
void sinx(int N, int terms, float * x,
         float *result) {
    for (int i=0; i<N; i++) {
        float value = x[i];
        float numer = x[i]*x[i]*x[i];
        int denom = 6: // 3!
        int sign = -1;
        for (int j=1; j<=terms; j++) {
            value += sign * numer / denom;
            numer *= x[i] * x[i];
            denom *= (2*j+2) * (2*j+3);
            sign *=-1:
        }
        result[i] = value;
```



How fast is this code?

Where should we focus optimization efforts?

What is the bottleneck?

Taylor expansion of sin(x)

$$sin(x) = x - \frac{x^3}{3!} + \frac{x^5}{5!} - \frac{x^7}{7!} + \cdots$$

```
void sinx(int N, int terms, float * x,
         float *result) {
    for (int i=0; i<N; i++) {
        float value = x[i];
        float numer = x[i]*x[i]*x[i];
        int denom = 6: // 3!
        int sign = -1;
        for (int j=1; j<=terms; j++) {
            value += sign * numer / denom;
            numer *= x[i] * x[i];
            denom *=(2*j+2)*(2*j+3);
            sign *= -1:
        result[i] = value;
```

Where should we focus optimization efforts?

A: Where most of the time is spent

Taylor expansion of sin(x)


$$sin(x) = x - \frac{x^3}{3!} + \frac{x^5}{5!} - \frac{x^7}{7!} + \cdots$$

```
void sinx(int N, int terms, float * x,
         float *result) {
    for (int i=0; i<N; i++) {
        float value = x[i];
        float numer = x[i]*x[i]*x[i];
        int denom = 6; // 3!
        int sign = -1;
        for (int j=1; j \leftarrow ms; j++) {
            value += sign * numer / denom;
            numer *= x[i] * x[i];
            denom *=(2*j+2)*(2*j+3);
            sign *= -1:
        result[i] = value;
```

What is the bottleneck?

Dataflow for a single iteration


```
for (int j=1; j<=terms; j++) {
    value += sign * numer / denom;
    numer *= x[i] * x[i];
    denom *= (2*j+2) * (2*j+3);
    sign *= -1;
}
```



OK, but how does this perform on a real machine?

Superscalar OOO Processor

What in microarchitecture should we worry



OOO Processor Microarchitecture

What in microarchitecture should we worry about?

Fetch & Decode?


NO. Any reasonable machine will have sufficient frontend throughput to keep execution busy + all branches in this code are easy to predict (not always the case!).

Execution?

YES. This is where dataflow + most structural hazards will limit our performance.

Commit?

NO. Again, any reasonable machine will have sufficient commit throughput to keep execution busy.



Intel Skylake Execution Microarchitecture

		Integer		Floating Point				
	Latency	Pipelined?	Number	Latency	Pipelined?	Number		
Add	1	✓	4	4*	✓	2		
Multiply	3	✓	(D)	4	✓	2		
Divide	21-83	×	201	3-15	× **	1		
Load	2	· · · · · ·	2					


* 3 cycles if using x87 instructions


** Can issue another operation after 4 cycles

Source: Search for "Skylake" in

https://www.agner.org/optimize/microarchitecture.pdf https://www.agner.org/optimize/instruction_tables.pdf

What is our throughput bound?





Throughput bound: Ignore data hazards, think *only* about max issue rate due to structural hazards


Int Mul
Int Div
FP Add
FP Mul
FP Div
Load

Thput

bound

What is our latency bound?

■ Latency bound: Ignore structural hazards, think *only* about the critical path through <u>data hazards</u>



Takeaways

Observe performance of 23 cycles / element

- Latency bound dominates throughput bound
 - → We are latency bound!

Notes

- This analysis can often be "eyeballed" w/out full dataflow
- Actual execution is more complicated, but latency/throughput bounds are good approximation
- (Also, avoid division!!!)

Speeding up sin(x): Attempt #1

$$sin(x) = x - \frac{x^3}{3!} + \frac{x^5}{5!} - \frac{x^7}{7!} + \cdots$$

for (int j=1; j<=terms; j++) { value += sign * numer / denom; numer *= x[i] * x[i]; denom *= (2*j+2) * (2*j+3); sign *= -1; }

What if we eliminate unnecessary work?

```
void sinx_better(int N, int terms, float * x,
             float *result) {
    for (int i=0; i<N; i++) {
        float value = x[i];
        float x^2 = x[i]*x[i]:
        float numer = x2*x[i];
        int denom = 6: // 3!
        int sign = -1;
        for (int j=1; j \leftarrow terms; j++) {
            value += sign * numer / denom;
            numer *= x2:
            denom *= (2*i+2) * (2*i+3):
            sign = -sign;
        result[i] = value;
```


A: Small improvement.

6ns / element ≈ 18 cycles / element

Why not better?

What is our latency bound?

Find the critical path in the dataflow graph



Attempt #1 Takeaways

First attempt didn't change latency bound

■ To get real speedup, we need to focus on the performance *bottleneck*

- Q: Why did we get any speedup at all?
- A: Actual dynamic scheduling is complicated; would need to simulate execution in more detail (minus the usage of multiplier, therefore reduce the % of structure harzard)

Speeding up sin(x): Attempt #2

$$sin(x) = x - \frac{x^3}{3!} + \frac{x^5}{5!} - \frac{x^7}{7!} + \cdots$$

for (int j=1; j<=terms; j++) { value += sign * numer / denom; numer *= x2; denom *= (2*j+2) * (2*j+3); sign = -sign;

Let's focus on that pesky division...

```
void sinx_predenom(int N, int terms, float * x, float *result) {
    float rdenom[MAXTERMS];
     int denom = 6:
     for (int j = 1; j <= terms; j++)_{}
         rdenom[j] = 1.0/denom;
denom *= (2*j+2) * (2*j+3)
    for (int i=0; i<N; i++) {
         float value = x[i];
         float x2 = value * value;
float numer = x2 * value;
         int sign = -1;
         for (int j=1; j<=terms; j++) {
              value += sign * numer * rdenom[i];
              numer *= x2:
              sign = -sign;
         result[i] = value;
```


A: Big improvement!

2.4ns / element \approx

7.7 cycles / element

What is our latency bound?

Find the critical path in the dataflow graph



Attempt #2 Takeaways

Attacking the bottleneck got nearly 3×!

• ...But performance is still near the latency bound, can we do better?

Speeding up sin(x): Attempt #3

```
sin(x) = x - \frac{x^3}{3!} + \frac{x^5}{5!} - \frac{x^7}{7!} + \cdots
```

for (int j=1; j<=terms; j++) { value += sign * numer * rdenom[i]; numer *= x2; sign = -sign;


Don't need sign in inner-loop either

```
void sinx_predenoms(int N, int terms, float * x, float *result) {
    float rdenom[MAXTERMS];
    int denom = 6;
    float sign = -1.0;
    for (int j = 1; j \leftarrow terms; j++) {
        rdenom[j] = sign/denom;
        denom *= (2*j+2) * (2*j+3);
        sign = -sign:
    for (int i=0; i<N; i++)
        float value = x[i];
        float x2 = value * value;
        float numer = x2 * value;
        for (int j=1; j<=terms; j++) {
            value += numer * rdenom[j];
            numer *= x2:
        result[i] = value;
```

1.1ns / element ≈ 3.5 cycles / element

What is our latency bound?

Find the critical path in the dataflow graph



Attempt #3 Takeaways

- We're down to the latency of a single, fast operation per iteration
- + Observed performance is very close to this latency bound, so throughput isn't limiting
- → We're done optimizing individual iterations
- How to optimize <u>multiple iterations</u>?
 - Eliminate dependence chains across iterations
 - A) Loop unrolling (ILP)
 - B) Explicit parallelism (SIMD, threading)

Speeding up sin(x): Loop unrolling

```
sin(x) = x - \frac{x^3}{3!} + \frac{x^5}{5!} - \frac{x^7}{7!} + \cdots
```

value += numer * rdenom[j]; numer *= x2;

for (int i=0; i<N; i++) {

float value = x[i];

float x2 = value * value; float numer = x2 * value;

for (int j=1; j<=terms; j++) {

■ Compute multiple elements per iteration utili = value;

```
void sinx_unrollx2(int N, int terms, float * x, float *result) {
    // same predom stuff as before...
    for (int i=0; i<N; i++) {
        float value = x[i];
        float x2 = value * value;
        float x4 = x2 * x2;
        float numer = x2 * value;
        for (int j=1; j<=terms; j+=2) {
            value += numer * rdenom[j];
            value += numer * x2 * redom[j+1];
            numer *= x4;
        }
        result[i] = value;
    }
}</pre>
```

Speeding up sin(x): Loop unrolling

$$sin(x) = x - \frac{x^3}{3!} + \frac{x^5}{5!} - \frac{x^7}{7!} + \cdots$$

Compute multiple elements per iteration of the compute multiple elements per iteration.


```
void sinx_unrollx2(int N, int terms, float * x, float *result) {
    // same predom stuff as before...
    for (int i=0; i<N; i++) {
        float value = x[i];
        float x2 = value * value:
        float x4 = x2 * x2;
        float numer = x2 * value;
        int i:
        for (j=1; j<=terms-1; j+=2)
            value += numer * rdenom[j];
            value += numer * x2 * rdenom[j+1];
            numer *= x4;
        for (; j<=terms; j++) {
            value += numer * rdenom[j];
            numer *= x2;
        result[i] = value;
```

 $0.99 \text{ ns / element} \approx$ 3.2 cycles / element

Didn't change 🕾

What is our latency bound?

Find the critical path in the dataflow graph




Speeding up sin(x): Loop unrolling #2

```
for (j=1; j<=terms-1; j+=2) {
                                                                value += numer * rdenom[i];
                                                                value += numer * x2 * rdenom[j+1];
What if floating point associated + distributed?x4;
 void sinx_unrollx2(int N, int terms, float * x, float *result)
      // same predom stuff as before...
     for (int i=0; i<N; i++) {
          float value = x[i];
          float x2 = value * value:
                                                        0.69 \text{ ns / element} \approx
          float x4 = x2 * x2:
          float numer = x2 * value;
                                                        2.2 cycles / element
          int i:
         for (j=1; j<=terms-1; j++)
              value += numer * (rdenom[j] + x2 * redom[j+1]);
              numer *= x4;
          for (; j<=terms; j++) {
              value += numer * rdenom[j];
              numer *= x2:
          result[i] = value;
 }
```

What is our latency bound?


Find the critical path in the dataflow graph



Loads do not limit sin(x)

■ Consider just the <u>slice</u> of the program that generates the subexpression: $(rdenom[j] + x2 \times rednom[j + 1])$


What is this program's latency + throughput bound?




- Latency bound: 1 cycle / iteration!
 - Through j' computation, <u>not</u> the subexpression computation there is no cross-iteration dependence in the subexpression!)
- Throughput bound: also 1 cycle / iteration
 - 1 add / 4 adders; 2 LDs / 2 LD units; 1 FP FMA / 1 FP unit
 - (This will change to 2 cycles if we add the value FMA)

Loads do not limit sin(x): Visualization

- Consider just the <u>slice</u> of the program that generates the subexpression: (rdenom[j] + x2 × rednom[j + 1])
- Subexpressions are off the critical path + we have enough throughput to produce next subexpression each cycle (excluding value FMA)



Loads do not limit sin(x): Example execution



Loop unrolling takeaways

- Need to break dependencies across iterations to get speedup
 - Unrolling by itself doesn't help

- We are now seeing throughput effects
 - Latency bound = 1.5 vs. observed = 2.2

- Can unroll loop 3x, 4x to improve further, but...
- ...Diminishing returns (1.65 cycles / element at 4x)

What if? #1 Impact of structural hazards

Q: What would happen to sin(x) if we only had a single, unpipelined floating-point multiplier?


- A1: Performance will be much worse
- A2: We will hit throughput bound much earlier
- A3: Loop unrolling will help by reducing multiplies

What if? #2 Impact of structural hazards

Q: What would happen to sin(x) if LDs (cache hits) took 2 cycles instead of 1 cycle?

A: Nothing. This program is latency bound, and LDs are not on the critical path.

SIMD (Single Instruction Multiple Data)



Instantiate k copies of the hardware unit foo to process k iterations of the loop in parallel

Speeding up sin(x):Going parallel (explicitly)

Use ISPC to vectorize the code

```
export void sinx_reference
                                           void sinx
            (uniform int N,
                                                 (int N.
             uniform int terms,
             uniform float x[],
                                                 float *result) {
             uniform float result[]) {
   foreach (i=0 ... N) {
                                                for (int i=0; i<N; i++) {
        float value = x[i]:
                                                   float value = x[i];
        float numer = x[i]*x[i]*x[i];
                                                    float numer = x[i]*x[i]*x[i];
        uniform int denom = 6; // 3!
                                                    int denom = 6; // 3!
        uniform int sign = -1;
                                                    int sign = -1;
        for (uniform int j=1; j<=terms; j++) {</pre>
                                                   for (int j=1; j<=terms; j++) {
            value += sign * numer / denom;
                                                        value += sign * numer / denom;
            numer *= x[i] * x[i]:
                                                        numer *= x[i] * x[i]:
                                                        denom *= (2*i+2) * (2*i+3);
                                                        sian *= -1:
            sign
        result[i] = value;
                                                    result[i] = value;
```

Speeding up sin(x): Going parallel (explicitly) + optimize

```
export void sinx_unrollx2a(uniform int N, uniform int terms,
                           uniform float x[],
                           uniform float result[]) {
    uniform float rdenom[MAXTERMS];
    uniform int denom = 6;
    uniform float sign = -1;
    for (uniform int j = 1; j \ll terms; j++) {
        rdenom[j] = sign/denom;
        denom *= (2*i+2) * (2*i+3);
        sign = -sign;
    foreach (i=0 ... N) {
        float value = x[i]:
        float x2 = value * value;
                                                            0.14 \text{ ns / element} \approx
        float x4 = x2 * x2;
        float numer = x2 * value;
                                                          0.45 cycles / element
        uniform int i:
        for (j=1; j<=terms-1; j+=2) {
            value += numer * (rdenom[j] + x2 * rdenom[j+1]);
            numer *= x4:
        for (; j <= terms; j++) {
            value += numer * rdenom[j];
            numer *= x2;
        result[i] = value;
}
```

SIMD takeaways


Well, that was easy!

Cycles per element:

	Scalar	Vector
Unoptimized	23	3.2
inrolled	2.2	0.45


Speedup

Maximum speedup
requires hand tuning
requires parallelism!
+ explicit parallelism!



Scaling Instruction-Level Parallelism Rengiu Ren

Recall from last time: ILP & pipelining tapped out... why?



Superscalar scheduling is complex & hard to scale

- Q: When is it safe to issue two instructions?
- A: When they are independent
 - Must compare <u>all pairs</u> of input and output registers
- Scalability: $O(W^2)$ comparisons where W is "issue width" of processor
 - Not great!

Limitations of ILP

- 4-wide superscalar × 20-stage pipeline = 80 instrns in flight
- High-performance OoO buffers hundreds of instructions
- Programs have limited ILP
 - Even with perfect scheduling, >8-wide issue doesn't help
- Pipelines can only go so deep
 - Branch misprediction penalty grows
 - Frequency (GHz) limited by power
- Dynamic scheduling overheads are significant
- Out-of-order scheduling is expensive

Limitations of ILP -> SIMD\Multithread\Multicore

- ILP works great! ...But is complex + hard to scale
- From hardware perspective, multicore is much more efficient, but needs programmer's effort based on the knowledge about underlying architecture.
- Parallel software is hard!
 - Industry resisted multicore for as long as possible
 - When multicore finally happened, CPU μ arch simplified → more cores
 - Many program(mer)s still struggle to use multicore effectively

Next Lecture: Understanding Modern Processor: DLP and TLP