## Computer Architecture

## Lecture 10 - Vector Machine <br> (Data Level Parallel)

## Tian Xia

Institute of Artificial Intelligence and Robotics
Xi'an Jiaotong University
http://gr.xjtu.edu.cn/web/pengjuren

## SISD, MIMD, SIMD and MIMD (Flynn's Taxonomy)

|  |  | Data Streams |  |  |
| :--- | :--- | :--- | :--- | :--- |
|  | Single |  | Multiple |  |
| Instruction | Single | SISD: Intel Pentium 4 | SIMD: SSE of x86 |  |
| Streams | Multiple | MISD: No example today | MIMD: Intel Core i7 |  |

SISD: Single Instruction stream, Single Data Stream
MIMD: Multiple Instruction streams, Multiple Data Streams SIMD: Single Instruction stream, Multiple Data Streams
MISD: Multiple Instruction streams, Single Data Stream

## Agenda

- Vector Processors
- Single Instruction Multiple Data (SIMD)
- Instruction Set Extensions (Neon, SVE@ARM, AVX@Intel, etc.)



## Modern SIMD Processors

■ SIMD architectures can exploit significant data-level parallelism for:
$\square$ Linear algebra scientific computing
$\square$ Media-oriented image and sound processors
$\square$ Machine Learning Algorithms
■ Most modern CPUs have SIMD architectures
$\square$ Intel SSE and MMX, AVX, AVX2 (Streaming SIMD Extension, Multimedia extensions, Advanced Vector extensions)
$>$ Introduced in 1999 in the Pentium III processor
$>$ AVX512 currently used in Xeon Core series
$\square$ ARM NEON, MIPS MDMX
$>$ Included in Cortex-A8 and Cortex-A9 processors

- These architectures include instruction set extensions which allow both sequential and parallel instructions to be executed

■ Some architectures include separate SIMD coprocessors for handling these instructions

## Instruction Set Extension (ARM)

## Scalable Vector Extension (SVE)



## Instruction Set Extension (Intel/AMD x86)



## Vector Processor

■ Basic idea:

- Load sets of data elements into "vector registers"
- Operate on those registers
- Disperse the results back into memory


## ■ Overcoming limitations of ILP:

- Loops are reduced to vector instructions
> Less instruction amount
$>$ Dramatic reduction in fetch and decode bandwidth
$>$ No control hazards.
$>$ No data hazard between elements of the same vector. Data hazard logic is required only between two vector instructions.
- Multiple parallel data accesses
> Improve memory bandwidth usage
> Heavily interleaved memory banks
$>$ Latency of initiating memory access versus cache access is amortized.
$>$ Good performance for poor locality


## RV64V Extension (RISC-V Vector Extension)

■ Vector Register: 32x64 bit (16 read and 8 write ports)

■ Vector Functional Units: Each unit is fully Pipelined

■ Vector Load/Store Unit
■ Scalar register: Normal 31 general-purpose registers


## Vector Programming Model (RISC-V)



Dynamic data type: If a vector register has 2048-bit width, then it can hold:

- 128 * 16-bit elements (e.g. 128 elements of Int16)
- 64 * 32-bit elements (e.g. 64 elements of Single-Float )
- 32 * 64-bit elements (e.g. 32 elements of Double-Float )
- ......


## Vector Programming Model (RISC-V)

Vector Arithmetic Instructions vadd(.i).vv v3,v1,v2


Vector Arithmetic Instructions vadd(.i).vs v3,v1,x2


- Vector Arithmetic Instructions can use both vector and scalar registers
- They are followed with Suffix:
- .vv = both operand are vector
- .vs = second operand is a scalar
- .sv = first operand is a scalar register.


## Vector Programming Model (RISC-V)



Scalar Registers

- Access a contiguous block of memory (Continuous load/store)
- Access memory in a fixed stride pattern (Strided load/store)

- Accessa group of arbitrary addresses in memory
- Gather (load) and Scatter (store)


## Vector Code Example

| $\begin{aligned} & \text { \# C code } \\ & \text { for }(i=0 ; i<64 ; i++) \\ & \quad C[i]=a * A[i]+B[i] ; \end{aligned}$ | ```# Scalar Code li x4, 64 li x6, a loop: fld f1, O(x1) fld f2, O(x2) fmul.d f3,f1,x6 fadd.d f4,f1,f2 fsd f4,0(x3) addi x1, 8 addi x2, 8 addi x3, 8 subi x4, 1 bnez x4, loop``` | ```# Vector Code li x4, 64 li x6, a setvl x4 vld v1, x1 vld v2, x2 vmul.d.vs v3,v1,x6 vadd.d.vv v4,v3,v2 vst v4, x3``` |
| :---: | :---: | :---: |

- Less code lines: 640+ Instructions $\rightarrow 8$ Instructions
- Explicit independency: less dependency checks
- Programming-friendly: maintain classical code styles.


## Vector Instruction Set Advantages

- Compact
- one short instruction encodes N operations
- Expressive, tells hardware that these N operations:
- are independent
- use the same functional unit
- access disjoint registers
- access registers in same pattern
- access a contiguous block of memory
(unit-stride load/store)
- access memory in a known pattern
(stride load/store)
- Scalable
- can run same code on more parallel pipelines (lanes)


## Vector Arithmetic Execution

- Use deep pipeline (=> fast clock) to execute element operations
- Simplifies control of deep pipeline because elements in vector are independent (=> no hazards!)
- No data hazards
- No bypassing needed

Six-stage multiply pipeline


$$
\mathrm{v} 3<-\mathrm{v} 1 * v 2
$$

## Vector Processor Optimization

How can a vector processor execute a single vector faster than one element per clock cycle?

- Multiple Lanes: beyond one element/cycle


## Vector Unit Structure- Multiple Lanes



The same element position in the input and output registers is referred to as a lane. There cannot be a carry or overflow from one lane to another

## TO Vector Microprocessor (UCB/ICSI, 1995)

Vector register elements striped over lanes


## Vector Instruction Execution

## vmul vc, va, vb (Vector length=32)



Latency = 32 +2 cycles
Latency $=32 / 4+2=10$ cycles

## Vector Chaining



- Vector version of register bypassing
- Chaining allows vector operation to start as soon as the individual elements of its vector source operand become available
- With Vector Chaining, vadd waits for 2 cycles


## Vector Chaining Advantage

- Without chaining, must wait for last element of result to be written before starting dependent instruction

- With chaining, can start dependent instruction as soon as first result appears



## Vector Instruction Parallelism

- Can overlap execution of multiple vector instructions
- example machine has 32 elements per vector register and 8 lanes

- Complete 24 operations/cycle
- Issuing 3 vector instruction/4 cycles


## Vector Processor Optimization

How can a vector processor execute a single vector (جa)ster than one element per clock cycle?

- Multiple Lanes: beyond one element/cycle

How does a vector processor handle programs where the vector lengths are not the same as the maximum vector length ?

- Vector-length Registers: Handling loops not equal to MVL (Strip Mining)


## Vector Strip Mining

Problem: What happens if the length is not matching the length of the vector registers?
A vector-length register (VLR) contains the number of elements used within a vector
Solution: "Strip mining" split a large loop into loops less or equal the maximum vector length (MVL)

$$
\begin{aligned}
& \text { for }(i=0 ; i<N ; i++) \\
& \qquad C[i]=A[i]+B[i] ;
\end{aligned}
$$



## Vector Strip mining: Example 1



## Vector Strip mining: Example 2



## Vector Processor Optimization

How can a vector processor execute a single vector $\mathbb{T}$ ster than one element per clock cycle?

- Multiple Lanes: beyond one element/cycle How does a vector processor handle programs where the vector lengths are not the same as the maximunyector length ?
- Vector-length Registers: Handling loóps not equal to MVL (strip Mining) What happens when there is an IF-ELSE statement inside the code to be vectorized?
- Predicate Registers: vector-mask control


## Vector Conditional Execution

Problem: Want to vectorize loops with conditional code:

$$
\text { for } \begin{aligned}
&(i=0 ; i<N ; i++) \\
& \text { if }(A[i]>0) \text { then } \\
& A[i]=B[i] ;
\end{aligned}
$$

Solution: Add vector mask registers:

- Vector version of predicate registers, 1 bit per element ...and maskable vector instructions:
- Vector operation becomes bubble ("NOP") at elements where mask bit is zero
- Provide special instructions to generate masks (vm**)

Code example:

| cvm | \# Turn on all elements (clear vector masks) |
| :---: | :---: |
| vld v1, (x1) | \# Load entire A vector |
| vmgt.vi v0, v1,0 | \# Set bits in mask register where A>0 |
| vld v2, (x2) | \# Load B vector into A under mask |
| vst v2, (xA), v0.t | \# Store A back to memory under mask |

## Masked Vector Instructions

Simple Implementation

- Execute all N operations
- Turn off result writeback according to mask

M[7]=1 A[7] B[7]
M[6]=0 A[6] B[6]
$M[5]=1 A[5] \quad B[5]$
$M[4]=1 \mathrm{~A}[4] \quad \mathrm{B}[4]$
$M[3]=0 A[3] \quad B[3]$

Write Enable? Write data port

## Density-Time Implementation

- Scan mask vector
- Only execute elements with non-zero masks
- Requires more hardware resources



## Vector Processor Optimization

How can a vector processor execute a single vector ©aster than one element per clock cycle?

- Multiple Lanes: beyond one element/cycle

How does a vector processor handle programs where the vector lengths are not the same as the maximunyector length ?

- Vector-length Registers: Handling loops not equal to MVL (strip Mining) What happens when there is an IF statement inside the code to be vectorized?
- Predicate Registers: vectok-mask control

What does a vector processor need from the memory system?

- Memory banks: supplying bandwidth for vector Load/Store Units


## Interleaved Vector Memory System

- Memory system must be designed to support high bandwidth for vector loads and stores
- E.g. 16 Banks, each has 4-cycle latency between two responses
- Spread accesses across multiple banks
- Control bank addresses independently
- Load or store non sequential words (with intervals not multiple of bank number, need independent bank addressing)
- Support multiple vector processors sharing the same memory (to have more opportunity for bank-interleave )


Memory Banks

## Vector Processor Optimization

How can a vector processor execute a single vector ©aster than one element per clock cycle ?

- Multiple Lanes: beyond one element/cycle How does a vector processor handle programs where the vector lengths are not the same as the maximunyector length ?
- Vector-length Registers: Handling loóps not equal to MVL (strip Mining) What happens when there is an IF.statement inside the code to be vectorized?
- Predicate Registers: vectok-mask control What does a vector processor need from the memory system?
- Memory banks: supplying bandwidth for vector Load/Store Units

How does a vector processor handle multiple dimensional matrices ?

- Auto-vectorizing
- Data structure must vectorize


# Automatic Code Vectorization 

$$
\text { for }(i=0 ; i<N ; i++)
$$

$$
C[i]=A[i]+B[i] ;
$$

Scalar Sequential Code


Vector Instruction
Vectorization is a massive compile-time reordering of operation sequencing
$\Rightarrow$ requires extensive loop-dependence analysis

## Example: Handling Multi-dimensional Arrays

Problem: Want to vectorize rows/columns

$$
\begin{aligned}
& \text { for (i=0; } i<100 ; i++) \\
& \text { for }(j=0 ; j<100 ; j++)\{ \\
& \text { A[i][j]=0.0 } \\
& \text { for }(k=0 ; k<100 ; k++) \\
& \text { A[i][j]=A[i][j]+B[i][k]*D[k][j]; } \\
& \text { on-unit strides }
\end{aligned}
$$

Solution: non-unit strides

| v1d | Load | Load vector register V[rd] from memory starting at address R[rs1] |
| :---: | :---: | :---: |
| v1ds | Strided Load | Load V[rd] from address at $\mathrm{R}[\mathrm{rs} 1]$ with stride in $\mathrm{R}[\mathrm{rs} 2]$ (i.e., $\mathrm{R}[\mathrm{rs} 1]+\mathrm{i} \times \mathrm{R}[\mathrm{rs} 2]$ ) |
| $v 1 d x$ | Indexed Load (Gather) | Load V[rs1] with vector whose elements are at $\mathrm{R}[\mathrm{rs} 2]+\mathrm{V}[\mathrm{rs} 2]$ (i.e., $\mathrm{V}[\mathrm{rs} 2]$ is an index) |
| vst | Store | Store vector register V[rd] into memory starting at address $\mathrm{R}[\mathrm{rs} 1]$ |
| vsts | Strided Store | Store $\mathrm{V}[\mathrm{rd}]$ into memory at address $\mathrm{R}[\mathrm{rs} 1$ ] with stride in $\mathrm{R}[\mathrm{rs} 2]$ (i.e., $\mathrm{R}[\mathrm{rs} 1]+\mathrm{i} \times \mathrm{R}[\mathrm{rs} 2]$ ) |
| vstx | Indexed Store (Scatter) | Store $\mathrm{V}[\mathrm{rs} 1]$ into memory vector whose elements are at $\mathrm{R}[\mathrm{rs} 2]+\mathrm{V}[\mathrm{rs} 2]$ ( i.e., $\mathrm{V}[\mathrm{rs} 2]$ is an index) |

Access non-sequential memory locations and to reshape them into a dense structure is one of the major advantages of a vector architecture.

RV64V: VLDS (load vector with stride)
VSTS (store vector with stride)

## Example: Vector Reduction

Problem: Loop-carried dependence on reduction variables

```
sum = 0;
```

for ( $i=0 ; i<N ; i++$ ) sum +=A[i]; \# Loop-carried dependence on sum

Solution: Re-associate operations if possible, use binary tree to perform reduction
\# Rearrange as:
sum[0:VL-1] = $0 \quad$ \# Vector of VL partial sums
for ( $\mathrm{i}=0$; $\mathrm{i}<\mathrm{N}$; $\mathrm{i}+=\mathrm{VL}$ ) \# Stripmine VL-sized chunks
sum [0:VL-1] += A[i:i+VL-1]; \# Vector sum
\# Now have VL partial sums in one vector register do \{
$\mathrm{VL}=\mathrm{VL} / 2 ; \quad$ \# Halve vector length
sum[0:VL-1] $+=$ sum[VL:2*VL-1] \# Halve no. of partials
\} while (VL>1)


## Vector Processor Optimization

How can a vector processor execute a single vector $\overparen{\text { ®ater than one }}$ element per clock cycle?

- Multiple Lanes: beyond one element/cycle How does a vector processor handle programs where the vector lengths are not the same as the maximunyector length ?
- Vector-length Registers: Handling loóps not equal to MVL (strip Mining) What happens when there is an IF statement inside the code to be vectorized?
- Predicate Registers: vectok-mask control What does a vector processor need from the memory system?
- Memory banks: supplying bandwidth for vector Load/Store Units

How does a vector proeessor handle multiple dimensional matrices?

- Data structureymust vectorize

How does a vector processor handle sparse matrices ?

- Vector scatter/gather : indexed (gather) ... =a[b[i]] indexed (scatter) a[b[i]]=...


## Vector Scatter-Gather

## Problem: Handling indirect index access

Solution: Gather-Scatter operations

| vid <br> v1ds | Load <br> Strided Load | Load vector register V[rd] from memory starting at address R[rs1] <br> Load V[rd] from address at $\mathrm{R}[\mathrm{rs} 1]$ with stride in $\mathrm{R}[\mathrm{rs} 2]$ (i.e., $\mathrm{R}[\mathrm{rs} 1]+\mathrm{i} \times \mathrm{R}[\mathrm{rs} 2]$ ) |
| :---: | :---: | :---: |
| vldx | Indexed Load (Gather) | Load V[rs1] with vector whose elements are at $\mathrm{R}[\mathrm{rs} 2]+\mathrm{V}[\mathrm{rs} 2]$ (i.e., $\mathrm{V}[\mathrm{rs} 2]$ is an index) |
| vst | Store | Store vector register V[rd] into memory starting at address R[rs1] |
| vsts | Strided Store | Store V[rd] into memory at address $\mathrm{R}[\mathrm{rs} 1]$ with stride in $\mathrm{R}[\mathrm{rs} 2]$ (i.e., $\mathrm{R}[\mathrm{rs} 1]+\mathrm{i} \times \mathrm{R}[\mathrm{rs} 2]$ ) |
| vstx | Indexed Store (Scatter) | Store $\mathrm{V}[\mathrm{rs} 1]$ into memory vector whose elements are at $\mathrm{R}[\mathrm{rs} 2]+\mathrm{V}[\mathrm{rs} 2]$ ( i.e., $\mathrm{V}[\mathrm{rs} 2]$ is an index) |

- Consider:

```
for (i = 0; i < n; i=i+1)
A[K[i]] = A[K[i]] + C[M[i]];
```

- Use index vector $K[]$ and $M[]$ :

| vsetdcfg | 4*FP64 | \# 4 64b FP vector registers |  |
| :---: | :---: | :---: | :---: |
| vld | v0, x7 | \# Load K[] |  |
| vldx | v1, x5, v0 | \# Load A [K[]] |  |
| vld | v2, $x 28$ | \# Load M[] |  |
| vldx | v3, $\mathrm{x} 6, \mathrm{v} 2$ | \# Load C[M[]] |  |
| vadd | v1, v1, v3 | \# Add them |  |
| vstx | v1, x5, v0 | \# Store A[K[]] |  |
| vdisable |  | \# Disable vector registers | 36 |

## Compress/Expand Operations

- Compress packs non-masked elements from one vector register contiguously at start of destination vector register
- population count of mask vector gives packed vector length
- Expand performs inverse operation


Used for density-time conditionals and also for general selection operations

## Example of Compress Operations

Compress an array (stream) of values

$$
\text { values }=\begin{array}{|l|l|l|l|l|l|l|l|}
\hline 3 & 0 & 4 & 1 & 0 & 0 & 3 & 1 \\
\hline
\end{array}
$$

into

$$
\text { result }=\begin{array}{|l|l|l|l|l|}
\hline 3 & 4 & 1 & 3 & 1 \\
\hline
\end{array}
$$

- Step 1: Generate an array of 0/1 flags (mask) :

Flag = | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

- Step 2: Compute an exclusive add scan of flags to get index

Index = | 0 | 1 | 1 | 2 | 3 | 3 | 3 | 4 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

- Step 3: "Scatter" values into result at index, masked by flags



## Summary Performance Optimizations

- Multiple Parallel Lanes, or Pipes
> Allows vector operation to be performed in parallel on multiple elements of the vector
- Strip Mining
> Generates code to allow vector operands whose size is less than or greater than size of vector registers
- Vector Chaining
$>$ Equivalent to data forwarding in vector processors
> Results of one pipeline are fed into operand registers of another pipeline
- Increase Memory Bandwidth
> Memory banks are used to reduce load/store latency
$>$ Allow multiple simultaneous outstanding memory requests
- Scatter and Gather
> Retrieves data elements scattered throughout memory and packs them into sequential vectors in vector registers
> Promotes data locality and reduces data pollution


## Advantages of Vector Processors

- Reduced Code Size
> Short, single instruction can describe N operations
- Require Lower Instruction Bandwidth
> Reduced by fewer fetches and decodes
- Easier Stride Addressing of Main Memory
> Load/Store units access memory with known patterns
- Elimination of Memory Waste (good spatial locality)
> Unlike cache access, every data element that is requested by the processor is actually used - no cache misses
> Latency only occurs once per vector during pipelined loading
- Simplification of Control Hazards (less dependency)
> Loop-related control hazards from the loop are eliminated
- Scalable Platform
> Increase performance by using more hardware resources

Next Lecture : Multithreading and Multicore (Thread-level Parallel)

## Acknowledgements

- Some slides contain material developed and copyright by:
- Arvind (MIT)
- Krste Asanovic (MIT/UCB)
- Joel Emer (Intel/MIT)
- James Hoe (CMU)
- David Patterson (UCB)
- David Wentzlaff (Princeton University)
- MIT material derived from course 6.823
- UCB material derived from course CS252 and CS 61C

