# Introduction of Processor Design for Al Applications <br> <br> LO7 - Resource Sharing (folding) 

 <br> <br> LO7 - Resource Sharing (folding)}

Pengju Ren

Institute of Artificial Intelligence and Robotics
Xi'an Jiaotong University
http://gr.xjtu.edu.cn/web/pengjuren

## Folding (Resource Sharing)

- Folding transform is used to systematically determine the control circuits in data-stream architectures where multiple algorithm operations are time-multiplexed to a single functional unit
$\square$ Trading area for time
$\square$ Reducing the number of hardware functional units by a factor of N at the expense of increasing the computation time by a factor of $N$


## Resource Sharing (folding)

Folding is a technique to reduce the silicon area by time multiplexing many algorithm operations into single functional units (such as adders and multipliers)

$$
y(n)=a(n)+b(n)+c(n)
$$

2-Folding


| Cycle | Adder Input(left) | Adder Input(top) | System Output |
| :---: | :---: | :---: | :---: |
| 0 | $a(0)$ | $b(0)$ | - |
| 1 | $a(0)+b(0)$ | $c(0)$ | - |
| 2 | $a(1)$ | $b(1)$ | $a(0)+b(0)+c(0)$ |
| 3 | $a(1)+b(1)$ | $c(1)$ | - |
| 4 | $a(2)$ | $b(2)$ | $a(1)+b(1)+c(1)$ |
| 5 | $a(2)+b(2)$ | $c(2)$ | - |

## Folding Transformation

■ $N$ is the folding factor i.e., the number of operations folded to a single functional unit.
$\square N l+u$ and $N l+v$ are respectively the time units at which $l$-th iteration of the nodes $U$ and $V$ are scheduled. $u$ and $v$ are called folding orders (time partition at which the node is scheduled to be executed) and satisfy $0 \leq u, \mathrm{v} \leq N-1$


- $H_{u}$ and $H_{v}$ are functional units that execute $u$ and $v$ respectively. $H_{u}$ is pipelined by $P_{u}$ stages, $U_{l}$ is available at $N l+u+P_{u}$.
■ Edge $U \xrightarrow{e} V$ has $W(e)$ delays $=>$ the output of $l$-th iteration of $U\left(U_{l}\right)$ is used by $(l+\mathrm{w}(\mathrm{e}))$ th iteration of node $V$, which is executed at $N(l+w(e))+v$ So, the result should be stored for :

$$
\begin{aligned}
D_{F}(U \stackrel{e}{\rightarrow} V) & =[\mathrm{N}(l+\mathrm{w}(\mathrm{e}))+v]-\left[\mathrm{N} l+u+P_{u}\right] \\
=>D_{F}(U \xrightarrow{e} V) & =\mathrm{Nw}(\mathrm{e})-P_{u}+v-u
\end{aligned}
$$

## Folding set and Biquad filter

Folding Set : An ordered set of $N$ operations executed by the same functional unit. The operations are ordered from 0 to $N-1$. For example, Folding set $S_{1}=$ $\left\{A_{1}, \varnothing, A_{2}\right\}$ is for folding order $N=3 . A_{1}$ has a folding order of $O$ and $A_{2}$ of 2 and are respectively denoted by $\left(S_{1} \mid 0\right)$ and ( $S_{2} \mid 2$ ).
Example: Folding a retimed Biquad filter by $N=4$


Addition time $=1$ u.t., Multiplication time $=2$ u.t., 1 stage pipelined adder and 2 stage pipelined multiplier (i.e., $P_{A}=1$ and $P_{M}=2$ )

The folding sets are $S_{1}($ Adder $)=\{4,2,3,1\}$ and $S_{2}($ Mult $)=\{5,8,6,7\}$

## Folding Transform — Biquad filter(1)



## Folding Transform — Biquad filter(2)



$$
\begin{array}{ll}
D_{F}(1 \rightarrow 2)=4(1)-1+1-3=1 & \\
D_{F}(1 \rightarrow 6)=4(1)-1+2-3=2 & D_{F}(1 \rightarrow 5)=4(1)-1+0-3=0 \\
D_{F}(1 \rightarrow 8)=4(2)-1+1-3=5 & D_{F}(1 \rightarrow 7)=4(1)-1+3-3=3 \\
D_{F}(4 \rightarrow 2)=4(0)-1+1-0=0 & D_{F}(3 \rightarrow 1)=4(0)-1+3-2=0 \\
D_{F}(6 \rightarrow 4)=4(1)-2+0-0=0 & D_{F}(5 \rightarrow 3)=4(0)-2+2-0=0 \\
D_{F}(8 \rightarrow 4)=4(1)-2+0-1=1 & D_{F}(7 \rightarrow 3)=4(1)-2+2-3=1
\end{array}
$$

## Retiming for Folding (1)

For a folded system to be realizable $D_{F}(U \rightarrow V) \geq 0$ for alledges.
Once valid folding sets have been assigned, retiming can be used to either satisfy this property or determine that the folding sets are not feasible, that is, if $D_{F}^{\prime}(U)$ is the folded delays in the edge $U \rightarrow V$ for the retimed graph then $D_{F}^{\prime}(U \rightarrow V) \geq 0$. So,

$$
\begin{aligned}
& N w_{r}(e)-P_{U}+v-u \geq 0 \ldots \text { where } w_{r}(e)=w(e)+r(V)-r(U) \\
& \Rightarrow N(w(e) \notin r(V)-r(U))-P_{U}+v-u \geq 0 \\
& \Rightarrow r(U)-r(V) \leq D_{F}(U \rightarrow V) / N \\
& \Rightarrow r(U)-r(V) \leq\left\lfloor D_{F}(U \rightarrow V) / N\right\rfloor
\end{aligned}
$$

## Retiming for Folding (2)



## Retiming for Folding (3)



## Retiming for Folding (4)

| Retiming for <br> Folding Constraint |
| :---: |
| $r(1)-r(2) \leq-1$ |
| $r(1)-r(5) \leq 0$ |
| $r(1)-r(6) \leq 0$ |
| $r(1)-r(7) \leq 1$ |
| $r(1)-r(8) \leq 1$ |
| $r(3)-r(1) \leq 0$ |
| $r(4)-r(2) \leq 0$ |
| $r(5)-r(3) \leq 0$ |
| $r(6)-r(4) \leq-1$ |
| $r(7)-r(3) \leq-1$ |
| $r(8)-r(4) \leq-1$ |



$$
\begin{aligned}
& r(1)=-1 \\
& r(2)=0 \\
& r(3)=-1 \\
& r(4)=0 \\
& r(5)=-1 \\
& r(6)=-1 \\
& r(7)=-2 \\
& r(8)=-1
\end{aligned}
$$

## Retiming for Folding (5)



## Register Minimization Technique (1)

Lifetime analysis is used for register minimization techniques in a Data-stream hardware. A 'data sample or variable' is live from the time it is produced through the time it is consumed. After that it is dead.
Linear lifetime chart : Represents the lifetime of the variables in a linear fashion.
Example :



3 iterations with period $N=6$

Note : Linear lifetime chart uses the convention that the variable is not live during the clock cycle when it is produced but live during the clock cycle when it is consumed.

## Register Minimization Technique (2)

■ Due to the periodic nature of Data-stream programs the lifetime chart can be drawn for only one iteration to give an indication of the \# of registers that are needed. This is done as follows :
$\square$ Let $N$ be the iteration period
Let the \# of live variables at time partitions $n \geq N$ be the \# of live variables due to 0 -th iteration at cycles $n-k N$ for $k \geq 0$. In the example, \# of live variables at cycle $7 \geq N(=6)$ is the sum of the \# of live variables due to the 0 -th iteration at cycles 7 and $(7-1 \times 6)=1$, which is $2+1=3$.

## Example: Register Minimization Technique


$\boldsymbol{T}_{\text {zlout }}$ : zero-latency output time
To make the system causal a latency of 4 is added to the difference so that $T_{\text {out }}$ is the actual output time.

## Circular lifetime chart

■ Useful to represent the periodic nature of the data-stream programs.

- In a circular lifetime chart of periodicity $N$, the point marked $i(0 \leq i \leq N-1)$ represents the time partition $i$ and all time instances $\{(N l+i)\}$ where $l$ is any non-negative integer.
■ For example : If $N=8$, then time partition $i=3$ represents time instances $\{3,11,19 \ldots\}$


Note : Variable produced during time unit $j$ and consumed during time unit $k$ is shown to be alive from ' $j+1$ ' to ' $k$ '. The numbers in the bracket in the adjacent figure correspond to the \# of live variables at each time partition


## Steps for Forward-Backward Register allocation

■ Determine the minimum number of registers using lifetime analysis.

- Input each variable at the time step corresponding to the beginning of its lifetime. If multiple variables are input in a given cycle, these are allocated to multiple registers with preference given to the variable with the longest lifetime.
- Each variable is allocated in a forward manner until it is dead or it reaches the last register. In forward allocation, if the register $i$ holds the variable in the current cycle, then register $i+1$ holds the same variable in the next cycle. If $(i+1)$-th register is not free then use the first available forward register.
- Being periodic the allocation repeats in each iteration. So hash out the register $R_{j}$ for the cycle $l+N$ if it holds a variable during cycle $l$.
■ For variables that reach the last register and are still alive, they are allocated in a backward manner on a first come first serve basis.
- Repeat steps 4 and 5 until the allocation is complete.


## Example : Forward backward Register Allocation(1)




Note : Hashing is done to avoid conflict during backward allocation.

## Example : Forward backward Register Allocation(2)



## Example : Forward backward Register Allocation(3)



## Register minimization in folded architectures(1)

1. Perform retiming for folding
2. Write the folding equations
3. Use the folding equations to construct a lifetime table
4. Draw the lifetime chart and determine the required number of registers
5. Perform forward-backward register allocation
6. Draw the folded architecture that uses the minimum number of registers

## Register minimization in folded architectures(2)



## Register minimization in folded architectures(3)



## Register minimization in folded architectures(4)



## Next Lecture: Systolic Array

