

Computer Architecture

Lecture 01 - Introduction

Pengju Ren

Institute of Artificial Intelligence and Robotics

Xi'an Jiaotong University

<http://gr.xjtu.edu.cn/web/pengjuren>

Course Administration

Instructor: Pengju Ren & Tian Xia

TA: Siyang Wang (Ph.D Candidate)

Lectures: Two 100-minute lectures a week

Textbook: Computer Architecture: A Quantitative Approach

6th Edition(2019) 中文版(2022.9月)


Prerequisite: Digital System Structure and Design




Preface

“The most beautiful thing we can experience is the mysterious. It is the source of all true art and Science.”


---Albert Einstein, What I believe, 1930




What is Computer Architecture



What is Computer Architecture




What is Computer Architecture




This course will start you thinking about designing and analyzing the underlying hardware computer system

What is Computer Architecture




Computing Devices Then...



EDSAC, University of Cambridge, UK, 1949


Computing Devices Now



Architecture continually changing

Applications suggest how to improve technology, provide revenue to fund development

Improved technologies make new applications possible




Compatibility

Cost of software development makes compatibility a major force in market


Single-Thread(Sequential) Processor Performance

40 years of Processor Performance



[Hennessy & Patterson, 2017]

Moore's Law Scaling with Cores



Global Semiconductor Market





Figure 1.1.1: (a) The growth rate of revenue of semiconductors parallels those of the gross world product (GWP) for the past 20 years. After the initial fast growth period around the 1990s, worldwide semiconductor sales grow at a similar rate as the gross world product.

The global semiconductor market is estimated at **\$450 billion** USD in revenue for 2020. Products using these semiconductors represent global revenues of **\$2 trillion** USD, or **around 3.5% of global gross domestic product (GDP)**

Advanced Tech nodes continue provide value




Steady progress in two-dimensional transistor scaling and a variety of device enhancement techniques have sustained energy-efficiency improvement and device density gains from one technology generation to the next

TSMC (2022.1.13)



2021 Revenue by Platform



全年收入+24.9%，达到570亿美元（毛利53-55%，净利42-44%【500强No.1】）

HPC、IoT 和 Automotive 分别实现 34%、21% 和 51% 的强劲增长

Huawei 2021销售收入约900亿美元（净利率10%左右）

Upheaval in Computer Design

- **Most of last 50 years, Moore's Law ruled**
 - Technology scaling allowed continual performance/energy improvements without changing software model
- **Last decade, technology scaling slowed/stopped**
 - Dennard (voltage) scaling over (supply voltage ~fixed)
 - Moore's Law (cost/transistor) over?
 - No competitive replacement for CMOS anytime soon
 - Energy efficiency constrains everything
- **No “free lunch” for software developers, must consider:**
 - Parallel systems
 - Heterogeneous systems

Today's Dominant Target Systems

- **Mobile (smartphone/tablet)**

- >1 billion sold/year
- Market dominated by ARM-ISA-compatible general-purpose processor in system-on-a-chip (SoC)
- Plus sea of custom accelerators (radio, image, video, graphics, audio, motion, location, security, etc.)




- **Warehouse-Scale Computers (WSCs)**

- 100,000's cores per warehouse
- Market dominated by x86-compatible server chips
- Dedicated apps, plus cloud hosting of virtual machines
- Now seeing increasing use of GPUs, FPGAs, custom hardware to accelerate workloads



- **Embedded computing**


- Wired/wireless network infrastructure, printers
- Consumer TV/Music/Games/Automotive/Camera/MP3
- Internet of Things!



Evaluation of Expressions (ASIC v.s Processor)


App: Polynomial operation

$$(a + b * c) / (a + d * c - e)$$



Application Specific Design
(High Efficiency, Dedicated)


大四课程：人工智能芯片设计导论



General Design


(Programable, Flexible)

本课程：计算机体系结构



Course Content Computer Architecture

- **Instruction Level Parallelism**
 - Superscalar、Out-of-Order Execution
 - Very Long Instruction Word (VLIW)
- **Advanced Memory and Caches**
- **Data Level Parallelism**
 - Vector Machine、SIMD
 - GPU
- **Thread Level Parallelism**
 - Multithreading
 - Multiprocessor/Multicore/ManyCore
- **Warehouse-Scale Computers (Request Level Paral.)**
- **Domain-Specific Architectures (DNN Accelerator)**



Intel Nehalem Processor, Core i7

Architecture vs. Microarchitecture

“Architecture”/Instruction Set Architecture:

- Programmer visible state (Memory & Register)
- Operations (Instructions and how they work)
- Execution Semantics (interrupts)
- Input/Output
- Data Types/Sizes

Microarchitecture/Organization:

- Tradeoffs on how to implement ISA for some metric (Speed, Energy, Cost)
- Examples: Pipeline depth, number of pipelines, cache size, silicon area, peak power, execution ordering, bus widths, ALU widths, etc.

Same Architecture Diff Micro-Architecture

AMD Phenom X4

- X86 Instruction Set
- Quad Core
- 125W
- Decode 3 Instructions/Cycle/Core
- 64KB L1 I Cache, 64KB L1 D Cache
- 512KB L2 Cache
- Out-of-order
- 2.6GHz




Image Credit: AMD

Intel Atom

- X86 Instruction Set
- Single Core
- 2W
- Decode 2 Instructions/Cycle/Core
- 32KB L1 I Cache, 24KB L1 D Cache
- 512KB L2 Cache
- In-order
- 1.6GHz




Image Credit: Intel

Diff Architecture Diff Micro-Architecture

AMD Phenom X4

- X86 Instruction Set
- Quad Core
- 125W
- Decode 3 Instructions/Cycle/Core
- 64KB L1 I Cache, 64KB L1 D Cache
- 512KB L2 Cache
- Out-of-order
- 2.6GHz




Image Credit: AMD

IBM POWER7

- Power Instruction Set
- Eight Core
- 200W
- Decode 6 Instructions/Cycle/Core
- 32KB L1 I Cache, 32KB L1 D Cache
- 256KB L2 Cache
- Out-of-order
- 4.25GHz






Image Credit: IBM

Courtesy of International Business Machines Corporation, © International Business Machines Corporation.


Where do Operands come from and Where do Results Go ?



Where do Operands come from and Where do Results Go ?



Where do Operands come from and Where do Results Go ?



Number Explicitly
Named Operands


0

1

2 or 3

2 or 3

Stack-Based Instruction Set Architecture(ISA)



Burrough's B5000 (1960)


- Burrough's B6700
- HP 3000
- ICL 2900
- Symbolics 3600
- Inmos Transputer

Modern

- Forth machines
- Java Virtual Machine
- Intel x87 Floating Point Unit


Evaluation of Expressions

$$(a + b * c) / (a + d * c - e)$$



Evaluation of Expressions

$$(a + b * c) / (a + d * c - e)$$




Reverse Polish

$a \ b \ c \ * \ + \ a \ d \ c \ * \ + \ e \ - \ /$



push a




Evaluation Stack

52

Evaluation of Expressions

$$(a + b * c) / (a + d * c - e)$$



Reverse Polish

$a \ b \ c \ * \ + \ a \ d \ c \ * \ + \ e \ - \ /$

↑
push b




Evaluation Stack

54

Evaluation of Expressions


$$(a + b * c) / (a + d * c - e)$$



Reverse Polish

$a \ b \ c \ * \ + \ a \ d \ c \ * \ + \ e \ - \ /$

↑
push c




Evaluation Stack

56

Evaluation of Expressions


$$(a + b * c) / (a + d * c - e)$$



Reverse Polish

$a \ b \ c \ * \ + \ a \ d \ c \ * \ + \ e \ - \ /$


↑
multiply



58

Evaluation of Expressions

$$(a + b * c) / (a + d * c - e)$$



Reverse Polish

a b c * + a d c * + e - /
↑
add




Evaluation Stack

60

Evaluation of Expressions



$$(a + b * c) / (a + d * c - e)$$



Reverse Polish

a b c * + a d c * + e - /


↑
add



Evaluation Stack

Evaluation of Expressions



$$(a + b * c) / (a + d * c - e)$$



Reverse Polish

a b c * + a d c * + e - /

↑
add



Evaluation Stack

Hardware Organization of the Stack

Stack is part of the processor state

⇒ stack must be bounded and small

≈ number of Registers, not the size of main memory

Conceptually stack is unbounded

⇒ a part of the stack is included in the

processor state; the rest is kept in the main memory

Stack Operations/Implicit Memory References

Suppose the top 2 elements of the stack are kept in registers and the rest is kept in the memory.

Each *push* operation \Rightarrow 1 memory reference

pop operation \Rightarrow 1 memory reference

Better performance by keeping the top N elements in registers, and memory references are made only when register stack overflows or underflows.

Stack Size and Memory References

a b c * + a d c * + e - /

<i>program</i>	<i>stack (size = 2)</i>	<i>memory refs</i>
push a	R0	a
push b	R0 R1	b
push c	R0 R1 R2	c, ss(a)
*	R0 R1	sf(a)
+	R0	
push a	R0 R1	a
push d	R0 R1 R2	d, ss(a+b*c)
push c	R0 R1 R2 R3	c, ss(a)
*	R0 R1 R2	sf(a)
+	R0 R1	sf(a+b*c)
push e	R0 R1 R2	e,ss(a+b*c)
-	R0 R1	sf(a+b*c)
/	R0	

Four Store and Fetch

Stack Size and Memory References

a b c * + a d c * + e - /

*a and c are
"loaded" twice
⇒
not the best
use of registers!*

program

push a

push b

push c

*

+

push a

push d

push c

*

+

push e

-

/

stack (size = 4)

R0

R0 R1

R0 R1 R2

R0 R1

R0

R0 R1

R0 R1 R2

R0 R1 R2 R3

R0 R1 R2


R0 R1

R0 R1 R2

R0 R1

R0

Where do Operands come from and Where do Results Go ?



$C = A + B$

Push A
Push B
Add
Pop C

Load A
Add B
Store C

Load R1 A
Add R3 R1, B
Store R3, C

Load R1, A
Load R2, B
Add R3, R1, R2
Store R3, C

Classes of Instructions

- **Data Transfer**
 - LD, ST, MFC1, MTC1, MFC0, MTC0
- **ALU**
 - ADD, SUB, AND, OR, XOR, MUL, DIV, SLT, LUI
- **Control Flow**
 - BEQZ, JR, JAL, TRAP, ERET
- **Floating Point**
 - ADD.D, SUB.S, MUL.D, C.LT.D, CVT.S.W,
- **Multimedia (SIMD)**
 - ADD.PS, SUB.PS, MUL.PS, C.LT.PS
- **String**
 - REP MOVSB (x86)

ISA Encoding

Fixed Width: Every Instruction has same width

- Easy to decode

(RISC Architectures: MIPS, PowerPC, SPARC, ARM...)

Ex: MIPS, every instruction 4-bytes

Variable Length: Instructions can vary in width

- Takes less space in memory and caches

(CISC Architectures: IBM 360, x86, Motorola 68k, VAX...)

Ex: x86, instructions 1-byte up to 17-bytes

Mostly Fixed or Compressed:

- Ex: MIPS16, THUMB (only two formats 2 and 4 bytes)
- PowerPC and some VLIWs (Store instructions compressed, decompress into Instruction Cache)

(Very) Long Instruction Word:

- Multiple instructions in a fixed width bundle
- Ex: Multiflow, HP/ST Lx, TI C6000

Case study: X86(IA-32) Instruction Encoding

Instruction Prefixes	Opcode	ModR/M	Scale, Index, Base	Displacement	Immediate
Up to four Prefixes (1 byte each)	1,2, or 3 bytes	1 byte (if needed)	1 byte (if needed)	0,1,2, or 4 bytes	0,1,2, or 4 bytes

x86 and x86-64 Instruction Formats

Possible instructions 1 to 18 bytes long

RISC-V Instruction Encoding(1)

31	30	25	24	21	20	19	15	14	12	11	8	7	6	0					
funct7						rs2			rs1			funct3			<u>rd</u>		opcode		R-type
<u>imm</u> [11:0]						rs1			funct3			<u>rd</u>		opcode				I-type	
<u>imm</u> [11:5]						rs2			rs1			funct3			<u>imm</u> [4:0]		opcode		S-type
<u>imm</u> [12 10:5]						rs2			rs1			funct3			<u>imm</u> [4:1 11]		opcode		B-type
<u>imm</u> [31:12]									<u>rd</u>			opcode					U-type		
<u>imm</u> [20 10:1 11]]						<u>imm</u> [19:12]						<u>rd</u>			opcode			J-type	

- **R-Format:** instructions using 3 register inputs
 - add, xor, mul — arithmetic/logical ops
- **I-Format:** instructions with immediates, loads
 - addi, lw, jalr, slli
- **S-Format:** store instructions: sw, sb
- **SB-Format:** branch instructions: beq, bge
- **U-Format:** instructions with upper immediates
 - lui, auipc — upper immediate is 20-bits
- **UJ-Format:** jump instructions: jal



RISC-V Instruction Encoding(2)

New open-source, license-free ISA spec

- Supported by growing shared software ecosystem
- Appropriate for all levels of computing system, from microcontrollers to supercomputers
- 32-bit, 64-bit, and 128-bit variants (we're using 32-bit in class, textbook uses 64-bit)

RISC-V

Reference Data

RV64I BASE INSTRUCTIONS, in alphabetical order			
MNEMONIC	FMT	NAME	DESCRIPTION (in Verilog)
add	addw	R ADD (Word)	$R[d] = R[s1] + R[s2]$
addi	addiw	I ADD Immediate (Word)	$R[d] = R[s1] + imm$
andi	and	R AND	$R[d] = R[s1] \& R[s2]$
andl	andl	I AND Immediate	$R[d] = R[s1] \& imm$
auipc	auipc	U Add Upper Immediate to PC	$PC = PC + imm, 12b0$
beq	beq	SB Branch Equal	$if(R[s1] == R[s2])$ $PC = PC + imm, 1b0$
bge	bge	SB Branch Greater than or Equal	$if(R[s1] >= R[s2])$ $PC = PC + imm, 1b0$
bgeu	bgeu	SB Branch \geq Unsigned	$if(R[s1] >= R[s2])$ $PC = PC + imm, 1b0$
blt	blt	SB Branch Less Than	$if(R[s1] < R[s2])$ $PC = PC + imm, 1b0$
bltu	bltu	SB Branch Less Than Unsigned	$if(R[s1] < R[s2])$ $PC = PC + imm, 1b0$
bne	bne	SB Branch Not Equal	$if(R[s1] != R[s2])$ $PC = PC + imm, 1b0$
csrrc	csrrc	I Cont./Stat.Reg.Read&Clear	$R[d] = CSR.CSR \& \sim R[s1]$
csrrci	csrrci	I Cont./Stat.Reg.Read&Clear	$R[d] = CSR.CSR \& \sim R[s1]$
csrrs	csrrs	I Cont./Stat.Reg.Read&Set	$R[d] = CSR.CSR \& R[s1]$
csrrsi	csrrsi	I Cont./Stat.Reg.Read&Set	$R[d] = CSR.CSR \& R[s1]$
csrrw	csrrw	I Cont./Stat.Reg.Read&Write	$R[d] = CSR.CSR \& R[s1]$
csrrwi	csrrwi	I Cont./Stat.Reg.Read&Write	$R[d] = CSR.CSR \& R[s1]$
ebreak	ebreak	I Environment BREAK	Transfer control to debugger
ecall	ecall	I Environment CALL	Transfer control to operating system
fence	fence	I Sync Thread	Synchronizes threads
fence.i	fence.i	I Sync Instr & Data	Synchronizes writes to instruction stream
jal	j	I Jump & Link	$R[d] = PC+4; PC = PC + imm, 1b0$
jalti	jalti	I Jump & Link Register	$R[d] = PC+4; PC = R[s1] + imm$
lb	lb	I Load Byte	$R[d] = \{56bM\}[7], M[R[s1] + imm](7:0)$
lbu	lb	I Load Byte Unsigned	$R[d] = \{56bM\}[7], M[R[s1] + imm](7:0)$
ld	ld	I Load Doubleword	$R[d] = M[R[s1] + imm](63:0)$
ldh	ldh	I Load Halfword	$R[d] = \{48bM\}[15], M[R[s1] + imm](15:0)$
ldhu	ldhu	I Load Halfword Unsigned	$R[d] = \{48bM\}[15], M[R[s1] + imm](15:0)$
lui	lui	U Load Upper Immediate	$R[d] = \{32bimm\}[31], imm, 12b0$
lw	lw	I Load Word	$R[d] = \{32bM\}[31], M[R[s1] + imm](31:0)$
lwu	lwu	I Load Word Unsigned	$R[d] = \{32bM\}[31], M[R[s1] + imm](31:0)$
or	or	R OR	$R[d] = R[s1] R[s2]$
ori	ori	I OR Immediate	$R[d] = R[s1] imm$
sb	sb	S Store Byte	$M[R[s1] + imm](7:0) = R[s2](7:0)$
sd	sd	S Store Doubleword	$M[R[s1] + imm](63:0) = R[s2](63:0)$
sh	sh	S Store Halfword	$M[R[s1] + imm](15:0) = R[s2](15:0)$
sl	sl	R Shift Left (Word)	$R[d] = R[s1] << R[s2]$
slr	slr	R Shift Left Immediate (Word)	$R[d] = R[s1] << imm$
sll	sll	R Set Less Than	$R[d] = (R[s1] < R[s2]) ? 1 : 0$
sllr	sllr	R Set Less Than Immediate	$R[d] = (R[s1] < imm) ? 1 : 0$
slt	slt	R Set Less Than Unsigned	$R[d] = (R[s1] < R[s2]) ? 1 : 0$
sltu	sltu	R Set Less Than Unsigned	$R[d] = (R[s1] < R[s2]) ? 1 : 0$
sra	sra	R Shift Right Arithmetic (Word)	$R[d] = R[s1] >> R[s2]$
sral	sral	R Shift Right Arith Imm (Word)	$R[d] = R[s1] >> imm$
srl	srl	R Shift Right (Word)	$R[d] = R[s1] >> R[s2]$
srlr	srlr	R Shift Right Immediate (Word)	$R[d] = R[s1] >> imm$
sub	subw	R SUBtract (Word)	$R[d] = R[s1] - R[s2]$
sw	sw	S Store Word	$M[R[s1] + imm](31:0) = R[s2](31:0)$
xor	xor	R XOR	$R[d] = R[s1] ^ R[s2]$
xori	xori	I XOR Immediate	$R[d] = R[s1] ^ imm$

Notes: 1) The Word version only operates on the rightmost 32 bits of a 64-bit registers
2) Operation assumes unsigned integers (instead of 2's complement)
3) The least significant bit of the branch address in jalr is set to 0
4) (signed) Load instructions extend the sign bit of data to fill the 64-bit register
5) Replicates the sign bit to fill in the leftmost bits of the result during right shift
6) Multiply with one operand signed and one unsigned
7) The Single version does a single-precision operation using the rightmost 32 bits of a 64-bit F register
8) Classify writes a 10-bit mask to show which properties are true (e.g., -inf, -0, +0, +inf, denorm, ...)
9) Atomic memory operation; nothing else can interpose itself between the read and the write of the memory location
The immediate field is sign-extended in RISC-V

ARITHMETIC CORE INSTRUCTION SET

RV64M Multiply Extension			
MNEMONIC	FMT NAME	DESCRIPTION (in Verilog)	NOTE
mul, mulw	R MULiply (Word)	$R[d] = R[s1] * R[s2] \pmod{63}$	1)
mulh	R MULiply upper Half	$R[d] = R[s1] * R[s2] \pmod{127}$	1)
mulhsu	R MULiply upper Half Signed	$R[d] = R[s1] * R[s2] \pmod{127}$	6)
mulhu	R MULiply upper Half Unsigned	$R[d] = R[s1] * R[s2] \pmod{127}$	2)
div, divw	R DIVide (Word)	$R[d] = R[s1] / R[s2]$	1)
divu	R DIVide Unsigned	$R[d] = R[s1] / R[s2]$	2)
rem, remw	R REMainder (Word)	$R[d] = R[s1] \% R[s2]$	1)
remu, remu	R REMainder Unsigned (Word)	$R[d] = R[s1] \% R[s2]$	1,2)

RV64F and RV64D Floating-Point Extensions

MNEMONIC	FMT NAME	DESCRIPTION (in Verilog)	NOTE
fadd, faddw	S Store (Word)	$M[R[s1]] = F[d]$	1)
fadd.s, fadd.s	R ADD	$F[d] = F[s1] + F[s2]$	7)
fadd.d, fadd.d	R SUBtract	$F[d] = F[s1] - F[s2]$	7)
fadd.s, fadd.s	R MULiply	$F[d] = F[s1] * F[s2]$	7)
fadd.s, fadd.s	R DIVide	$F[d] = F[s1] / F[s2]$	7)
fsqrt, fsqrt	R Square Root	$F[d] = \sqrt{F[s1]}$	7)
fmsub, fmsub	R MULiply-SUBtract	$F[d] = F[s1] * F[s2] - F[s3]$	7)
fmsub.s, fmsub.s	R Negative MULiply-SUBtract	$F[d] = -F[s1] * F[s2] - F[s3]$	7)
fmsub.d, fmsub.d	R Negative MULiply-ADD	$F[d] = -F[s1] * F[s2] + F[s3]$	7)
fsgnj, fsgnj	R SIGN source	$F[d] = 1 - F[s2] \& \sim F[s1] \& \sim 62:0$	7)
fsgnj.s, fsgnj.s	R Negative SIGN source	$F[d] = 1 - F[s2] \& \sim F[s1] \& \sim 62:0$	7)
fsgnj.x, fsgnj.x	R Xor SIGN source	$F[d] = F[s2] \& \sim F[s1] \& \sim 62:0$	7)
fmin, fmin	R MINimum	$F[d] = F[s1] < F[s2] ? F[s1] : F[s2]$	7)
fmax, fmax	R MAXimum	$F[d] = F[s1] > F[s2] ? F[s1] : F[s2]$	7)
feq, feq	R Compare Float Equal	$F[d] = F[s1] == F[s2] ? 1 : 0$	7)
flt, flt	R Compare Float Less Than	$F[d] = F[s1] < F[s2] ? 1 : 0$	7)
fle, fle	R Compare Float Less Than or Equal	$F[d] = F[s1] <= F[s2] ? 1 : 0$	7)
fclass, fcclass	R Classify Type	$F[d] = \text{class}(F[s1])$	7,8)
fmv, fmv	R Move from Integer	$F[d] = R[s1]$	7)
fmx, fmx	R Move to Integer	$R[d] = F[s1]$	7)
fcvt, fcvt	R Convert from DP to SP	$F[d] = \text{single}(F[s1])$	
fcvt.d, fcvt.d	R Convert from SP to DP	$F[d] = \text{double}(F[s1])$	
fcvt.s, fcvt.s	R Convert from 32b Integer	$F[d] = \text{float}(R[s1] \pmod{31})$	7)
fcvt.s, fcvt.s	R Convert from 64b Integer	$F[d] = \text{float}(R[s1] \pmod{63})$	7)
fcvt.s, fcvt.s	R Convert from 32b Int Unsigned	$F[d] = \text{float}(R[s1] \pmod{31})$	2,7)
fcvt.s, fcvt.s	R Convert from 64b Int Unsigned	$F[d] = \text{float}(R[s1] \pmod{63})$	2,7)
fcvt.s, fcvt.s	R Convert to 32b Integer	$R[d](31:0) = \text{integer}(F[s1])$	7)
fcvt.s, fcvt.s	R Convert to 64b Integer	$R[d](63:0) = \text{integer}(F[s1])$	7)
fcvt.s, fcvt.s	R Convert to 32b Int Unsigned	$R[d](31:0) = \text{integer}(F[s1])$	2,7)
fcvt.s, fcvt.s	R Convert to 64b Int Unsigned	$R[d](63:0) = \text{integer}(F[s1])$	2,7)

RV64A Atomic Extension

MNEMONIC	FMT NAME	DESCRIPTION (in Verilog)	NOTE
amoadd, amoadd	R ADD	$R[d] = M[R[s1]] + R[s2]$	9)
amoand, amoand	R AND	$R[d] = M[R[s1]] \& R[s2]$	9)
amomax, amomax	R MAXimum	$R[d] = \max(M[R[s1]], R[s2])$	9)
amomaxu, amomaxu	R MAXimum Unsigned	$R[d] = \max(M[R[s1]], R[s2])$	2,9)
amin, amin	R MINimum	$R[d] = \min(M[R[s1]], R[s2])$	2,9)
aminu, aminu	R MINimum Unsigned	$R[d] = \min(M[R[s1]], R[s2])$	2,9)
amoar, amoar	R OR	$R[d] = M[R[s1]] R[s2]$	9)
amoswap, amoswap	R SWAP	$R[d] = M[R[s1]]$	9)
amoxor, amoxor	R XOR	$R[d] = M[R[s1]] ^ R[s2]$	9)
lr, lr	R Load Reserved	$R[d] = M[R[s1]]$	9)
sc, sc	R Store Conditional	$R[d] = 0, else R[d] = 1$	

CORE INSTRUCTION FORMATS

	31	27	26	25	24	20	19	15	14	13	12	11	7	6	0
R	func7					rs2		rs1					rd		Opcode
I	imm[11:0]							rs1					rd		Opcode
S	imm[11:5]					rs2		rs1					rd		opcode
SB	imm[11:0]					rs2		rs1					imm[4:11]		opcode
U								imm[31:12]					rd		opcode
UJ								imm[20:11]					rd		opcode

Real World Instruction Sets

Arch	Type	# Oper	# Mem	Data Size	# Regs	Addr Size	Use
Alpha	Reg-Reg	3	0	64-bit	32	64-bit	Workstation
ARM	Reg-Reg	3	0	32/64-bit	16	32/64-bit	Cell Phones, Embedded
MIPS	Reg-Reg	3	0	32/64-bit	32	32/64-bit	Workstation, Embedded
SPARC	Reg-Reg	3	0	32/64-bit	24-32	32/64-bit	Workstation
TI C6000	Reg-Reg	3	0	32-bit	32	32-bit	DSP
IBM 360	Reg-Mem	2	1	32-bit	16	24/31/64	Mainframe
x86	Reg-Mem	2	1	8/16/32/64-bit	4/8/24	16/32/64	Personal Computers
VAX	Mem-Mem	3	3	32-bit	16	32-bit	Minicomputer
Mot. 6800	Accum.	1	1/2	8-bit	0	16-bit	Microcontroller

Why the Diversity in ISAs?


Application Influenced ISA

- Instructions for Applications
 - DSP instructions
- Compiler Technology has improved
 - SPARC Register Windows no longer needed
 - Compiler can register allocate effectively

Technology Influenced ISA

- Storage is expensive, tight encoding important
- Reduced Instruction Set Computer
 - Remove instructions until whole computer fits on die
- Multicore/Manycore
 - Transistors not turning into sequential performance

Recap



ISA vs Micro-Architecture

ISA Characteristics

- Machine Models
- Encoding
- Data Types
- Instructions
- Addressing Modes

And in conclusion ...

- Computer Architecture >> ISAs and RTL
- Computer Architecture is about **interaction of hardware and software**, and design of appropriate **abstraction layers**
- Computer architecture is shaped by technology and applications
- Computer Science at the crossroads from sequential to parallel computing
 - Salvation requires innovation in many fields, including computer architecture
- Read Chapter 1 & Appendix A for next time! (6th)

*Next Lecture : RISC-V ISA, Datapath & Control
(ISA and Micro-Architecture)*