| 论文标题 |
A test pattern generation method with high compression ratio |
| 作者 |
Liang, Feng; Zhang, Luwen; Lei, Shaochong |
| 发表/完成日期 |
2011-11-01 |
| 期刊名称 |
IEICE ELECTRONICS EXPRESS |
| 期卷 |
21,8 |
| 相关文章 |
|
| 论文简介 |
This paper proposes a test pattern generation and compression method to reduce test volume for VLSI testing. Unlike traditional approaches, the proposed scheme predefines linear relationships between vectors or within a vector of a test sequence firstly. Then, it determines test patterns by fault simulation. Therefore, patterns of a deterministic test set keep the predefined linear relationships, and can be highly compressed. Simulation results on ISCAS＇89 benchmarks demonstrate that the proposed method can significantly reduce the data size with high fault coverage. |
(创新港)
